Serial RapidIO (SRIO) User's Guide

www.ti.com
5.35 LSU n Control Register 2 (LSU n_REG2)
SRIO Registers
There are four of these registers, one for each LSU (see Table 91 ). LSU n_REG2 is shown in Figure 96
and described in Table 92 . For additional programming see Section 2.3.3 .
Table 91. LSU n_REG2 Registers and the Associated LSUs
Register Address Offset Associated LSU
LSU1_REG2 0408h LSU1
LSU2_REG2 0428h LSU2
LSU3_REG2 0448h LSU3
LSU4_REG2 0468h LSU4
Figure 96. LSU n Control Register 2 (LSU n_REG2)
31 0
DSP_ADDRESS
R/W-00000000h
LEGEND: R/W = Read/Write; - n = Value after reset
Table 92. LSU n Control Register 2 (LSU n_REG2) Field Descriptions
Bit Field Value Description
31–0 DSP_ADDRESS 00000000h 32-bit DSP byte address for the source of the LSU transaction
to
FFFFFFFFh
SPRUE13A – September 2006 Serial RapidIO (SRIO) 157
Submit Documentation Feedback