Serial RapidIO (SRIO) User's Guide

www.ti.com
5.99 Port Control Symbol Transmit n Register (SP n_CS_TX)
SRIO Registers
Each of the four ports is supported by a register of this type (see Table 188 ). The port control symbol
transmit n register (SP n_CS_TX) is shown in Figure 162 and described in Table 189 .
Table 188. SP n_CS_TX Registers and the Associated Ports
Register Address Offset Associated Port
SP0_CS_TX 14014h Port 0
SP1_CS_TX 14114h Port 1
SP2_CS_TX 14214h Port 2
SP3_CS_TX 14314h Port 3
Figure 162. Port Control Symbol Transmit n Register (SP n_CS_TX)
31 29 28 24 23 19 18 16
STYPE_0 PAR_0 PAR_1 STYPE_1
R/W-0 R/W-0 R/W-0 R/W-0
15 13 12 11 0
CMD CS_EMB Reserved
R/W-0 R/W-0 R-0
LEGEND: R/W = Read/Write; R = Read only; - n = Value after reset
Table 189. Port Control Symbol Transmit n Register (SP n_CS_TX) Field Descriptions
Bit Field Value Description
31–29 STYPE_0 Encoding for control symbol that makes use of parameters PAR_0 and PAR_1.
28–24 PAR_0 Used in conjunction with stype0 encoding.
23–19 PAR_1 Used in conjunction with stype0 encoding.
18–16 STYPE_1 Encoding for control symbol that makes use of parameter CMD.
15–13 CMD Used in conjunction with stype1 encoding to define the link maintenance commands.
12 CS_EMB When set, forces the outbound flow to insert control symbol into packet. Used in
debug mode.
11–0 Reserved 0 These read-only bits return 0s when read.
Serial RapidIO (SRIO)240 SPRUE13A – September 2006
Submit Documentation Feedback