Datasheet

Y
ON3
GND
V
OUT
V
IN
/V
CC
V
IN
ON2
ON1
B
GND
Bump View
A
B
A
Y
Y
ON3
GND
V
OUT
V
IN
ON2
ON1
B
GND
Bump View
A
B
A
B
A
Y
Y
ON3
GND
V
OUT
V
IN
V
IN
/V
CC
ON2
ON1
B
GND
Bump View
A
B
A
B
A
B
A
Y
ON3
GND
V
OUT
V
IN
ON2
ON1
B
GND
Bump View
A
B
A
Y
A/B
ON3
GND
V
OUT
V
IN
ON2
ON1
B
GND
Bump View
A
A/B
TPS22932B
SLVS802B –AUGUST 2009–REVISED AUGUST 2013 www.ti.com
LOGIC CONFIGURATIONS
Figure 1. 2-to-1 Data Selector
Figure 2. 2-Input AND Gate
Figure 3. 2-Input OR Gate With One Inverted Input
2-Input NAND Gate With One Inverted Input
Figure 4. 2-Input AND Gate With One Inverted Input
2-Input NOR Gate With One Inverted Input
Figure 5. 2-Input OR Gate
4 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: TPS22932B