Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - gate drivers Non-inverting High side, Low side, Sychronous SOIC 14

 

  

  

SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Floating Bootstrap or Ground-Reference

High-Side Driver

D Adaptive Dead-Time Control

D 50-ns Max Rise/Fall Times With 3.3-nF Load

D 2.4-A Typical Output Current

D 4.5-V to 15-V Supply Voltage Range

D TTL-Compatible Inputs

D Internal Schottky Bootstrap Diode

D SYNC Control for Synchronous or

Nonsynchronous Operation

D CROWBAR for OVP, Protects Against

Faulted High-Side Power FETs

D Low Supply Current....3 mA Typical

D Ideal for High-Current Single or Multiphase

Power Supplies

D −40°C to 125°C Operating Virtual Junction

Temperature Range

D Available in SOIC and TSSOP PowerPAD

Packages

description

The TPS2834 and TPS2835 are MOSFET drivers for synchronous-buck power stages. These devices are ideal

for designing a high-performance power supply using switching controllers that do not include on-chip MOSFET

drivers. The drivers are designed to deliver minimum 2-A peak currents into large capacitive loads. The

high-side driver can be configured as ground-reference or as floating-bootstrap. An adaptive dead-time control

circuit eliminates shoot-through currents through the main power FETs during switching transitions, and

provides high efficiency for the buck regulator. The TPS2834 and TPS2835 have additional control functions:

ENABLE, SYNC, and CROWBAR. Both high-side and low-side drivers are off when ENABLE is low. The driver

is configured as a nonsynchronous-buck driver disabling the low-side driver when SYNC is low. The CROWBAR

function turns on the low-side power FET, overriding the IN signal, for overvoltage protection against faulted

high-side power FETs.

The TPS2834 has a noninverting input, while the TPS2835 has an inverting input. These drivers are available

in 14-terminal SOIC and thermally enhanced TSSOP PowerPAD packages and operate over a junction

temperature range of −40°C to 125°C.

Related Synchronous MOSFET Drivers

DEVICE NAME ADDITIONAL FEATURES INPUTS

TPS2830

ENABLE, SYNC, and CROWBAR

CMOS

Noninverted

TPS2831

ENABLE, SYNC, and CROWBAR CMOS

Inverted

TPS2832

W/O ENABLE, SYNC, and CROWBAR

CMOS

Noninverted

TPS2833

W/O ENABLE, SYNC, and CROWBAR CMOS

Inverted

TPS2836

W/O ENABLE, SYNC, and CROWBAR

TTL

Noninverted

TPS2837

W/O ENABLE, SYNC, and CROWBAR TTL

Inverted

  !"#$%! & '("")% $& ! *(+,'$%! -$%).

"!-('%& '!!"# %! &*)''$%!& *)" %/) %)"#& ! )0$& &%"(#)%&

&%$-$"- 1$""$%2. "!-('%! *"!')&&3 -!)& !% )')&&$",2 ',(-)

%)&%3 ! $,, *$"$#)%)"&.

PowerPAD is a trademark of Texas Instruments Incorporated.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PWP PACKAGE

(TOP VIEW)

NC − No internal connection

ENABLE

CROWBAR

SYNC

PGND

BOOT

HIGHDR

BOOTLO

LOWDR

ENABLE

CROWBAR

SYNC

PGND

BOOT

HIGHDR

BOOTLO

LOWDR

D PACKAGE

(TOP VIEW)

Thermal

Pad

Summary of content (23 pages)

PAGE 1
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 D Floating Bootstrap or Ground-Reference D D D D D D D D D D D D D PACKAGE (TOP VIEW) High-Side Driver Adaptive Dead-Time Control 50-ns Max Rise/Fall Times With 3.3-nF Load 2.4-A Typical Output Current 4.
PAGE 2
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 AVAILABLE OPTIONS PACKAGED DEVICES TJ SOIC (D) − 40°C to 125°C TSSOP (PWP) TPS2834D TPS2835D TPS2834PWP TPS2835PWP The D and PWP packages are available taped and reeled. Add R suffix to device type (e.g.
PAGE 3
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION BOOT 14 I Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 µF and 1 µF. BOOTLO 11 O This terminal connects to the junction of the high-side and low-side MOSFETs.
PAGE 4
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 detailed description (continued) SYNC The SYNC terminal controls whether the drivers operate in synchronous or nonsynchronous mode. In synchronous mode, the low-side FET is operated as a synchronous rectifier. In nonsynchronous mode, the low-side FET is always off. SYNC is a TTL-compatible digital terminal. CROWBAR The CROWBAR terminal overrides the normal operation of the driver.
PAGE 5
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 recommended operating conditions MIN NOM MAX UNIT Supply voltage, VCC 4.5 15 V Input voltage 4.5 28 V BOOT to PGND electrical characteristics over recommended operating virtual junction temperature range, VCC = 6.5 V, ENABLE = High, CL = 3.3 nF (unless otherwise noted) supply current PARAMETER VCC VCC TEST CONDITIONS Supply voltage range MIN TYP 4.
PAGE 6
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 electrical characteristics over recommended operating virtual junction temperature range, VCC = 6.5 V, ENABLE = High, CL = 3.
PAGE 7
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 electrical characteristics over recommended operating virtual junction temperature range, VCC = 6.5 V, ENABLE = High, CL = 3.
PAGE 8
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 TYPICAL CHARACTERISTICS FALL TIME vs SUPPLY VOLTAGE RISE TIME vs SUPPLY VOLTAGE 50 50 CL = 3.3 nF TJ = 25°C 45 40 40 t f − Fall Time − ns t r − Rise Time − ns CL = 3.3 nF TJ = 25°C 45 High Side 35 30 Low Side 25 35 High Side 30 25 20 20 15 15 10 Low Side 10 4 5 6 7 9 10 11 12 13 8 VCC − Supply Voltage − V 14 15 4 5 6 Figure 1 VCC = 6.5 V CL = 3.
PAGE 9
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 TYPICAL CHARACTERISTICS HIGH-TO-LOW PROPAGATION DELAY TIME vs SUPPLY VOLTAGE, HIGH TO LOW LEVEL 150 t PHL − High-to-Low Propagation Delay Time − ns t PLH − Low-to-High Propagation Delay Time − ns LOW-TO-HIGH PROPAGATION DELAY TIME vs SUPPLY VOLTAGE, LOW TO HIGH LEVEL CL = 3.
PAGE 10
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 TYPICAL CHARACTERISTICS DRIVER-OUTPUT FALL TIME vs LOAD CAPACITANCE DRIVER-OUTPUT RISE TIME vs LOAD CAPACITANCE 1000 1000 VCC = 6.5 V TJ = 25°C t f − Fall Time − ns t r − Rise Time − ns VCC = 6.5 V TJ = 25°C 100 High Side Low Side 10 1 0.01 1 0.1 10 100 High Side Low Side 10 1 0.
PAGE 11
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 TYPICAL CHARACTERISTICS PEAK SOURCE CURRENT vs SUPPLY VOLTAGE PEAK SINK CURRENT vs SUPPLY VOLTAGE 4 4 TJ = 25°C TJ = 25°C 3.5 3 3 Low Side Peak Sink Current − A Peak Source Current − A 3.5 2.5 2 High Side 1.5 Low Side 2.5 2 High Side 1.5 1 1 0.5 0.
PAGE 12
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 APPLICATION INFORMATION Figure 17 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2835 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load.
PAGE 13
SLVS223B − NOVEMBER 1999 − REVISED AUGUST 2002 APPLICATION INFORMATION Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS2834DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 TPS2834PWPR HTSSOP PWP 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS2834DR SOIC D 14 2500 367.0 367.0 38.0 TPS2834PWPR HTSSOP PWP 14 2000 367.0 367.0 35.
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.