Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - voltage regulators - DC DC switch controllers MSOP 10

 

 

 

SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005

 

  

www.ti.com

FEATURES

Operating Input Voltage 2.25 V to 5.5 V

D Output Voltage as Low as 0.7 V

D 1% Internal 0.7 V Reference

D Predictive Gate Drivet N-Channel MOSFET

Drivers for Higher Efficiency

D Externally Adjustable Soft-Start and

Overcurrent Limit

D Source-Only Current or Source/Sink Current

D Versions for Starting Into V

OUT

Pre-Bias

D 10-Lead MSOP PowerPadt Package for

Higher Performance

D Thermal Shutdown

D Internal Boostrap Diode

D Fixed-Frequency, Voltage-Mode Control

− TPS40000/1/4 300-kHz

− TPS40002/3/5 600-kHz

SIMPLIFIED APPLICATION DIAGRAM

APPLICATIONS

Networking Equipment

D Telecom Equipment

D Base Stations

D Servers

D DSP Power

D Power Modules

DESCRIPTION

The TPS4000x are controllers for low-voltage,

non-isolated synchronous buck regulators. These

controllers drive an N-channel MOSFET for the

primary buck switch, and an N-channel MOSFET

for the synchronous rectifier switch, thereby

achieving very high-efficiency power conversion. In

addition, the device controls the delays from main

switch off to rectifier turn-on and from rectifier

turn-off to main switch turn-on in such a way as to

minimize diode losses (both conduction and

recovery) in the synchronous rectifier with TI’s

proprietary Predictive Gate Drivet technology. The

reduction in these losses is significant and increases

efficiency. For a given converter power level, smaller

FETs can be used, or heat sinking can be reduced

or even eliminated.

UDG−01141

OUT

1 ILIM 10BOOT

2FB 9HDRV

3 COMP

8SW

4 SS/SD

7VDD

5 GND 6LDRV

TPS40000

  !"#$%&" ' ()##*& %' "! +),-(%&" .%&*/

#".)(&' ("!"#$ &" '+*(!(%&"' +*# &0* &*#$' "! *1%' '&#)$*&'

'&%.%#. 2%##%&3/ #".)(&" +#"(*''4 ."*' "& *(*''%#-3 (-).*

&*'&4 "! %-- +%#%$*&*#'/

PowerPADt and Predictive Gate Drivet are trademarks of Texas Instruments Incorporated.

Summary of content (28 pages)

PAGE 1
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 FEATURES D Operating Input Voltage 2.25 V to 5.5 V D Output Voltage as Low as 0.7 V D 1% Internal 0.
PAGE 2
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 DESCRIPTION (continued) The current-limit threshold is adjustable with a single resistor connected to the device. The TPS4000x controllers implement a closed-loop soft start function. Startup ramp time is set by a single external capacitor connected to the SS/SD pin. The SS/SD pin is also used for shutdown.
PAGE 3
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 ELECTRICAL CHARACTERISTICS over recommended operating temperature range, TA = −40_C to 85_C, VDD = 5.0 V, all parameters measured at zero power dissipation (unless otherwise noted) input supply PARAMETER VDD VHGATE IDD UVLO TEST CONDITIONS Input voltage range MIN TYP MAX 2.25 High-side gate voltage UNIT 5.5 5.5 V Shutdown current VBOOT − VSW SS/SD = 0 V, 0.25 0.
PAGE 4
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 ELECTRICAL CHARACTERISTICS over recommended operating temperature range, TA = −40_C to 85_C, VDD = 5.0 V, all parameters measured at zero power dissipation (unless otherwise noted) current limit PARAMETER TEST CONDITIONS ISINK ILIM sink current VDD = 5 V VDD = 2.25 V VOS VILIM Offset voltage SW vs ILIM(1) 2.25 V ≤ VDD ≤ 5.00 tON Minimum HDRV pulse time in overcurrent MIN TYP 15 19 9.5 13.
PAGE 5
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 ELECTRICAL CHARACTERISTICS over recommended operating temperature range, TA = −40_C to 85_C, VDD = 5.0 V, all parameters measured at zero power dissipation (unless otherwise noted) output driver PARAMETER TEST CONDITIONS RHDHI HDRV pull-up resistance VBOOT−VSW = 3.3 V, ISOURCE = −100 mA RHDLO HDRV pull-down resistance VBOOT − VSW = 3.
PAGE 6
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 Terminal Functions TERMINAL I/O DESCRIPTION NAME NO. BOOT 10 O Provides a bootstrapped supply for the topside MOSFET driver, enabling the gate of the topside MOSFET to be driven above the input supply rail COMP 3 O Output of the error amplifier FB 2 I Inverting input of the error amplifier. In normal operation the voltage at this pin is the internal reference level of 700 mV.
PAGE 7
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 functional block diagram VDD VDD 7 VDD ERROR AMPLIFIER 2 0.7 V + + UVLO SS ACTIVE SOFT START PWM CLK 3 4 GND BOOT 9 HDRV PWM LOGIC 8 SW 6 LDRV 1 ILIM PREDICTIVE GATE DRIVE (VDD−1.2 V) FAULT FAULT COUNTER OC VDD DISCHARGE 0.
PAGE 8
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION The TPS4000x series of synchronous buck controller devices is optimized for high-efficiency dc-to-dc conversion in non-isolated distributed power systems. A typical application circuit is shown in Figure 1. The TPS40004 and TPS40005 are the controllers of choice for most general purpose synchronous buck designs. Each operates in two quadrant mode (i.e.
PAGE 9
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION error amplifier The error amplifier has a bandwidth of greater than 5 MHz, with open loop gain of at least 55 dB. The COMP output voltage is clamped to a level above the oscillator ramp in order to improve large-scale transient response. oscillator The oscillator uses an internal resistor and capacitor to set the oscillation frequency.
PAGE 10
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION GND Channel Conduction Body Diode Conduction Fixed Delay Adaptive Delay Predictive Delay UDG−01144 Figure 2. Switch Node Waveforms for Synchronous Buck Converter overcurrent Overcurrent conditions in the TPS4000x are sensed by detecting the voltage across the main MOSFET while it is on.
PAGE 11
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION detailed description During each switching cycle, a comparator looks at the voltage across the top side MOSFET while it is on. This comparator is enabled after the SW node reaches a voltage greater than (VDD−1.2 V) followed by a 100-ns blanking time.
PAGE 12
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION Figure 4 shows the behavior of key signals during initial startup, during a fault and a successfully fault recovery. At time t0, power is applied to the converter. The voltage on the soft-start capacitor (VCSS) begins to ramp up and acts as the reference until it passes the internal reference voltage at t1.
PAGE 13
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION setting the current limit Connecting a resistor from VDD to ILIM sets the current limit. A 15-µA current sink internal to the device causes a voltage drop at ILIM that is equal to the overcurrent threshold voltage. Ensure that (VDD−0.8 V) ≤ VILIM ≤ VDD. The tolerance of the current sink is too loose to do an accurate current limit.
PAGE 14
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION The following pages include design ideas for a few applications. For more ideas, detailed design information, and helpful hints, visit the TPS40000 resources at http://power.ti.com. VDD 3.3 V 22 µF TPS40002/3/5 15 kΩ 1 nF 22 µF 1 ILIM BOOT 10 2 FB HDRV FDS6894A 1.0 µH 9 8.66 kΩ 3.3 Ω 3 COMP SW 8 4 SS/SD VDD 7 5 GND LDRV 6 VOUT 1.2 V 5A 1 µF 2.
PAGE 15
+ 82 pF 6.19 kΩ C14 4.7 nF 330 µF 11 kΩ 330 µF 2.2 nF + VDD 3.3 V www.ti.com LDRV VDD SW HDRV 6 7 8 9 1 µF 1.8 Ω 3.3 Ω 1.8 Ω 1 µF 22 µF BOOT 10 PWP GND SS/SD 4 5 COMP FB 2 3 ILIM 1 TPS40000/1/4 22 µF Si4866DY Si4866DY 1.5 µH 10 nF 2.2 Ω 22 µF 22 µF 14 kW 22 µF 392 Ω 10 kΩ 22 µF 22 µF UDG−02082 1200 pF VOUT 1.2 V 10 A SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION Figure 7.
PAGE 16
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION 22 µF VDD 2.5 V 22 µF BAT54 15 kΩ TPS40002/3/5 1 µF 1 ILIM BOOT 10 2 FB HDRV 9 3 COMP SW 8 4 SS/SD VDD 7 FDS6894A 1.8 Ω 1500 pF 5.62 kΩ 100 pF 1.0 µH L1 VOUT 1.2 V 5A 3.3 Ω 4.7 nF 2.2 Ω 1.8 Ω 5 GND LDRV PWP 6 22 µF FDS6894A 22 µF 3.3 nF 1 µF 6.19 kΩ 536 Ω 1000 pF 8.66 kΩ UDG−02083 Figure 8. Ultra-Low-Input Voltage Converter for 2.5 V to 1.
PAGE 17
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 APPLICATION INFORMATION + VDD 3.3 V 330 µF + 330 µF 22 µF 22 µF TPS40000/1/4 11 kΩ 1 µF 1 ILIM BOOT 10 2 FB HDRV 9 3 COMP SW 8 4 SS/SD VDD 7 22 µF Q1 Si4866DY 1.8 Ω 1.0 µH L2 VOUT 2.5 V 10 A 3.3 Ω 2.2 nF 12.7 kΩ 2.2 Ω 470 pF 4.7 nF 1.8 Ω 5 GND LDRV PWP Q2 Si4866DY 6 1 µF 0.01 µF + 22 µF 22 µF 470 µF 24.9 kΩ 820 pF 1.27 kΩ 9.76 kΩ UDG−02084 Figure 9.
PAGE 18
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 TYPICAL CHARACTERISTICS OSCILLATOR FREQUENCY PERCENT CHANGE vs INPUT VOLTAGE OSCILLATOR FREQUENCY PERCENT CHANGE vs TEMPERATURE ∆fOSC − Change in Oscillator Frequency − % ∆fOSC − Change in Oscillator Frequency − % 6 5 4 3 2 1 0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.
PAGE 19
SLUS507D − JANUARY 2002 − REVISED NOVEMBER 2005 TYPICAL CHARACTERISTICS CURRENT LIMIT SINK CURRENT vs INPUT VOLTAGE CURRENT LIMIT SINK CURRENT vs TEMPERATURE 16.0 15.0 ILIMIT − Sink Current Limit − µA ILIMIT − Sink Current Limit − µA 15.5 14.5 14.0 13.5 15.5 15.0 14.5 13.0 12.5 14.0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.
PAGE 21
PACKAGE OPTION ADDENDUM www.ti.
PAGE 22
PACKAGE OPTION ADDENDUM www.ti.com 31-Oct-2013 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties.
PAGE 23
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS40000DGQR MSOPPower PAD DGQ 10 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 TPS40001DGQR MSOPPower PAD DGQ 10 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 TPS40002DGQR MSOPPower PAD DGQ 10 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS40000DGQR MSOP-PowerPAD DGQ 10 2500 346.0 346.0 35.0 TPS40001DGQR MSOP-PowerPAD DGQ 10 2500 370.0 355.0 55.0 TPS40002DGQR MSOP-PowerPAD DGQ 10 2500 346.0 346.0 35.0 TPS40003DGQR MSOP-PowerPAD DGQ 10 2500 370.0 355.0 55.0 TPS40004DGQR MSOP-PowerPAD DGQ 10 2500 346.0 346.0 35.
PAGE 25
PAGE 26
PAGE 27
PAGE 28
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.