Datasheet

TPS40322
www.ti.com SLUSAF8D –JUNE 2011–REVISED JANUARY 2014
ELECTRICAL CHARACTERISTICS (continued)
T
J
= –40°C to 125°C, V
VDD
= 12 V, R
RT
= 40 kΩ, f
SW
= 500 kHz (unless otherwise noted),
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
ENABLE/SOFT START
V
IH
High-level input voltage 0.55 0.70 1.00 V
V
IL
Low-level input voltage 0.23 0.26 0.30 V
I
SS
Soft-start source current 8 10 12 μA
V
SS
Soft-start voltage level 0.8 V
I
DISCHG
Soft-start discharge current 130 μA
OVERCURRENT PROTECTION
I
ILIM
ILIM program current T
J
= 25°C 9.5 10.0 10.5 μA
t
HICCUP
Hiccup cycles to recover 6 Cycles
CURRENT SENSE AMPLIFIER
V
DIFF
Differential input voltage range –60 60 mV
V
CM
Input common mode range 0 5.6 V
A
CS
Current sensing gain 15 V/V
V
CSOUT
Current sense amplifier output V
CSIN
= 20 mV, T
J
= 25°C 270 300 330 mV
f
C0
Closed loop bandwidth
(2)
3 MHz
Current sense amplifier output difference V
CSIN
= 20 mV to both CS1 and CS2 –15 15 mV
between CH1 and CH2
OVERVOLTAGE/UNDERVOLTAGE PROTECTION
V
OVP
Feedback voltage limit for OVP 679 700 735 mV
V
UVP
Feedback voltage limit for UVP 475 500 525 mV
GATE DRIVERS
R
HDHI
High-side driver pull-up resistance V
BOOT
– V
SW
= 6.5 V, I
HDRV
= –40 mA 0.8 1.5 2.5 Ω
R
HDLO
High-side driver pull-down resistance V
BOOT
– V
SW
= 6.5 V, I
HDRV
= 40 mA 0.5 1.0 1.6 Ω
R
LDHI
Low-side driver pull-up resistance I
LDRV
= –40 mA 0.8 1.5 2.5 Ω
R
LDLO
Low-side driver pull-down resistance I
LDRV
= 40 mA 0.35 0.60 1.30 Ω
t
HRISE
High-side driver rise time C
LOAD
= 5 nF, See
(2)
15 ns
t
HFALL
High-side driver fall time C
LOAD
= 5 nF, See
(2)
12 ns
t
LRISE
Low-side driver rise time C
LOAD
= 5 nF, See
(2)
15 ns
t
LFALL
Low-side driver fall time C
LOAD
= 5 nF, See
(2)
10 ns
BOOT SWITCH
V
DFWD
Bootstrap switch voltage drop I
BOOT
= 5 mA 0.1 V
REMOTE SENSE
V
IOFSET
Input offset voltage V
DIFFO
= 0.9 V –2 2 mV
Gain Differential gain 0.995 1.005 V/V
BW Close loop bandwidth
(2)
2.00 MHz
V
DIFFO
Output voltage at DIFFO pin V
BP6
– 0.2 V
I
SRC
Output source current 1 mA
I
SNK
Output sink current 1 mA
POWERGOOD
V
OV
Feedback voltage limit for PGOOD 650 675 697 mV
V
UV
Feedback voltage limit for PGOOD 510 525 545 mV
V
PGD(hyst)
PGOOD hysteresis voltage at FB 25 40 mV
R
RGD
PGOOD pull down resistance 50 70 Ω
I
PGD(leak)
PGOOD leakage current 20 µA
THERMAL SHUTDOWN
T
SD
Junction shutdown temperature See
(2)
150 °C
T
SD(hyst)
Hysteresis See
(2)
20 °C
(2) Specified by design. Not production tested.
Copyright © 2011–2014, Texas Instruments Incorporated Submit Documentation Feedback 5