Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - voltage regulator - special purpose WQFN 20 (3x3)

V5IN

TPS51216

VREF

VBST

DRVH

DRVL

REFIN

PGND

GND

MODE

18 TRIP

PGOOD

VDDQSNS

VLDOIN

VTT

VTTSNS

VTTGND

VTTREF

UDG-10138

VDDQ

VTT

PGND

5VIN

PGND

VIN

VTTREF

AGND

Powergood

TPS51216

www.ti.com

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013

Complete DDR2, DDR3 and DDR3L Memory Power Solution Synchronous Buck

Controller, 2-A LDO, Buffered Reference

Check for Samples: TPS51216

FEATURES

DESCRIPTION

The TPS51216 provides a complete power supply for

• Synchronous Buck Controller (VDDQ)

DDR2, DDR3 and DDR3L memory systems in the

– Conversion Voltage Range: 3 V to 28 V

lowest total cost and minimum space. It integrates a

– Output Voltage Range: 0.7 V to 1.8 V

synchronous buck regulator controller (VDDQ) with a

2-A sink/source tracking LDO (VTT) and buffered low

– 0.8% V

REF

Accuracy

noise reference (VTTREF). The TPS51216 employs

– D-CAP™ Mode for Fast Transient Response

D-CAP™ mode coupled with 300 kHz/400 kHz

– Selectable 300 kHz/400 kHz Switching

frequencies for ease-of-use and fast transient

Frequencies

response. The VTTREF tracks VDDQ/2 within

excellent 0.8% accuracy. The VTT, which provides 2-

– Optimized Efficiency at Light and Heavy

A sink/source peak current capabilities, requires only

Loads with Auto-skip Function

10-μF of ceramic capacitance. In addition, a

– Supports Soft-Off in S4/S5 States

dedicated LDO supply input is available.

– OCL/OVP/UVP/UVLO Protections

The TPS51216 provides rich useful functions as well

– Powergood Output

as excellent power supply performance. It supports

• 2-A LDO(VTT), Buffered Reference(VTTREF)

flexible power state control, placing VTT at high-Z in

S3 and discharging VDDQ, VTT and VTTREF (soft-

– 2-A (Peak) Sink and Source Current

off) in S4/S5 state. Programmable OCL with low-side

– Requires Only 10-μF of Ceramic Output

MOSFET R

DS(on)

sensing, OVP/UVP/UVLO and

Capacitance

thermal shutdown protections are also available.

– Buffered, Low Noise, 10-mA VTTREF

The TPS51216 is available in a 20-pin, 3 mm × 3

Output

mm, QFN package and is specified for ambient

– 0.8% VTTREF, 20-mV VTT Accuracy

temperature from –40°C to 85°C.

– Support High-Z in S3 and Soft-Off in S4/S5

• Thermal Shutdown

• 20-Pin, 3 mm × 3 mm, QFN Package

APPLICATIONS

• DDR2/DDR3/DDR3L Memory Power Supplies

• SSTL_18, SSTL_15, SSTL_135 and HSTL

Termination

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2D-CAP is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (33 pages)

PAGE 1
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 Complete DDR2, DDR3 and DDR3L Memory Power Solution Synchronous Buck Controller, 2-A LDO, Buffered Reference Check for Samples: TPS51216 FEATURES DESCRIPTION • The TPS51216 provides a complete power supply for DDR2, DDR3 and DDR3L memory systems in the lowest total cost and minimum space. It integrates a synchronous buck regulator controller (VDDQ) with a 2-A sink/source tracking LDO (VTT) and buffered low noise reference (VTTREF).
PAGE 2
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 3
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 RECOMMENDED OPERATING CONDITIONS MIN Supply voltage 5.5 VBST –0.1 33.5 VBST (1) –0.1 5.5 -3 28 SW (2) –4.5 28 VLDOIN, VDDQSNS, REFIN –0.1 3.5 VTTSNS –0.1 3.5 PGND, VTTGND –0.1 0.1 S3, S5, TRIP, MODE –0.1 5.5 –3 33.5 DRVH Output voltage range TA (1) (2) MAX 4.5 SW Input voltage range TYP V5IN DRVH (1) –0.1 5.5 DRVH (2) –4.5 33.5 VTTREF, VREF –0.1 3.5 VTT –0.1 3.5 DRVL –0.1 5.5 PGOOD –0.1 5.
PAGE 4
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.
PAGE 5
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 ELECTRICAL CHARACTERISTICS (continued) over operating free-air temperature range, VV5IN=5V, VLDOIN is connected to VDDQ output, VMODE=0V, VS3=VS5=5V (unless otherwise noted) PARAMETER TEST CONDITION MIN TYP MAX Source, IDRVH = –50 mA 1.6 3.0 Sink, IDRVH = 50 mA 0.6 1.5 Source, IDRVL = –50 mA 0.9 2.0 Sink, IDRVL = 50 mA 0.5 1.
PAGE 6
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.
PAGE 7
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 DEVICE INFORMATION PGOOD MODE TRIP S3 S5 RUK PACKAGE (TOP VIEW) 20 19 18 17 16 VTTSNS 1 15 VBST VLDOIN 2 14 DRVH VTT 3 13 SW VTTGND 4 12 V5IN VTTREF 5 11 DRVL 8 GND REFIN 9 10 PGND 7 VDDQSNS 6 VREF TPS51216 PowerPAD™ PIN FUNCTIONS PIN I/O DESCRIPTION NAME NO. DRVH 14 O High-side MOSFET gate driver output. DRVL 11 O Low-side MOSFET gate driver output. GND 7 – Signal ground.
PAGE 8
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.
PAGE 9
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 TYPICAL CHARACTERISTICS 10 V5IN Shutdown Current (µA) V5IN Suppy Current (µA) 1000 800 600 400 200 0 −50 −25 0 25 50 75 Junction Temperature (°C) 100 −25 0 25 50 75 Junction Temperature (°C) 100 125 14 8 TRIP Source Current (µA) VLDOIN Suppy Current (µA) 2 16 6 4 2 12 10 8 6 −25 0 25 50 75 Junction Temperature (°C) 100 4 −50 125 Figure 3.
PAGE 10
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) 800 8 Switching Frequency (kHz) VTT Discharge Current (mA) 10 6 4 2 700 600 500 400 300 0 −50 −25 0 25 50 75 Junction Temperature (°C) 100 200 125 Figure 7. VTT Discharge Current vs Junction Temperature 500 400 Switching Frequency (kHz) Switching Frequency (kHz) 600 12 14 16 Input Voltage (V) 18 20 22 VVDDQ = 1.20 V VVDDQ = 1.35 V VVDDQ = 1.
PAGE 11
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 TYPICAL CHARACTERISTICS (continued) 1.55 0.770 0.765 1.53 VTTREF Voltage (V) VDDQ Output Voltage (V) IVDDQ = 0 A IVDDQ = 20 A RMODE = 200 kΩ 1.54 1.52 1.51 1.50 1.49 1.48 0.760 0.755 0.750 0.745 0.740 1.47 1.46 0.735 1.45 0.730 −10 VVDDQ = 1.5 V 6 8 10 12 14 16 Input Voltage (V) 18 20 22 −5 Figure 13. Line Regulation 0.620 0.690 0.615 VTTREF Voltage (V) VTTREF Voltage (V) 0.685 0.680 0.675 0.670 0.665 0.660 10 0.
PAGE 12
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) 0.640 100 0.630 90 80 70 Efficiency (%) VTT Voltage (V) 0.620 0.610 0.600 0.590 60 50 40 30 0.580 20 0.570 VVDDQ = 1.2 V 0.560 −2.0 −1.5 −1.0 12 10 −0.5 0.0 0.5 VTT Current (V) 1.0 1.5 2.0 VVDDQ = 1.5 V RMODE = 200 kΩ 0 0.001 0.01 0.1 1 VDDQ Output Current (A) VIN = 20 V VIN = 12 V VIN = 8 V 10 Figure 19. VTT Load Regulation Figure 20. Efficiency Figure 21. 1.
PAGE 13
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 TYPICAL CHARACTERISTICS (continued) Figure 23. 1.5-V Startup Waveforms Figure 24. 1.5-V Startup Waveforms (0.5-V Pre-Biased) Figure 25. 1.5-V Soft-Stop Waveforms (Tracking Discharge) Figure 26. 1.
PAGE 14
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com 180 60 135 60 135 40 90 40 90 20 45 20 45 0 0 0 0 −20 −45 −20 −45 −40 −90 −40 −90 −135 −60 −60 Gain Phase IVTT = −1 A −80 10000 −180 10000000 100000 1000000 Frequency (Hz) −80 10000 Figure 27.
PAGE 15
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 APPLICATION INFORMATION VDDQ Switch Mode Power Supply Control TPS51216 supports D-CAP™ mode which does not require complex external compensation networks and is suitable for designs with small external components counts. The D-CAP™ mode provides fast transient response with appropriate amount of equivalent series resistance (ESR) on the output capacitors. An adaptive on-time control scheme is used to achieve pseudo-constant frequency.
PAGE 16
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com Power State Control The TPS51216 has two input pins, S3 and S5, to provide simple control scheme of power state. All of VDDQ, VTTREF and VTT are turned on at S0 state (S3=S5=high). In S3 state (S3=low, S5=high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance state (high-Z). The VTT output floats and does not sink or source current in this state.
PAGE 17
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 D-CAP™ Mode Figure 30 shows a simplified model of D-CAP™ mode architecture. VIN VDDQSNS DRVH 9 14 Lx PWM + REFIN Control Logic and Driver 8 R1 VREF R2 DRVL 1.8 V VDDQ ESR 6 + High-Side MOSFET 11 Low-Side MOSFET RLOAD COUT UDG-10136 Figure 30. Simplified D-CAP™ Model The VDDQSNS voltage is compared with REFIN voltage. The PWM comparator creates a set signal to turn on the high-side MOSFET.
PAGE 18
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com VVDDQSNS Slope (1) Jitter (2) Slope (2) Jitter 20 mV (1) VREFIN VREFIN +Noise tON tOFF UDG-10139 Figure 31. Ripple Voltage Slope and Jitter Performance For a good jitter performance, use the recommended down slope of approximately 20 mV per switching period as shown in Figure 31 and Equation 2.
PAGE 19
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 VTT and VTTREF TPS51216 integrates two high performance, low-drop-out linear regulators, VTT and VTTREF, to provide complete DDR2/DDR3/DDR3L power solutions. The VTTREF has a 10-mA sink/source current capability, and tracks ½ of VDDQSNS with ±1% accuracy using an on-chip ½ divider. A 0.22-μF (or larger) ceramic capacitor must be connected close to the VTTREF terminal for stable operation.
PAGE 20
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com VDDQ Overvoltage and Undervoltage Protection TPS51216 sets the overvoltage protection (OVP) when the VDDQSNS voltage reaches a level 20% (typ) higher than the REFIN voltage. When an OV event is detected, the controller latches DRVH low and DRVL high. VTTREF and VTT are turned off and discharged using the non-tracking discharge MOSFETs regardless of the tracking mode.
PAGE 21
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 External Components Selection The external components selection is simple in D-CAP™ mode. 1. DETERMINE THE VALUE OF R1 AND R2 The output voltage is determined by the value of the voltage-divider resistor, R1 and R2 as shown in Figure 30. R1 is connected between VREF and REFIN pins, and R2 is connected between the REFIN pin and GND. Setting R1 as 10-kΩ is a good starting point. Determine R2 using Equation 6. R1 R2 = æ ö ç ÷ ç ÷ 1.
PAGE 22
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 www.ti.com TPS51216 Application Circuit V5IN 4.5 V to 5.5 V R2 200 kW R1 100 kW R3 36 kW S5 S3 17 16 MODE TRIP S3 S5 1 VTTSNS 2 VLDOIN 3 VTT 4 VTTGND 5 VTTREF DRVH 14 U1 TPS51216RUK R6 0W C7 0.1 mF C5 0.1 mF C8 10 mF C9 10 mF C10 10 mF PGND Q1 FDMS8680 R7 0 W L1 0.56 mH VDDQ 1.5 V/20 A SW 13 VDDQSNS PGND V5IN 12 6 7 8 9 10 VTTREF 0.
PAGE 23
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 Layout Considerations Certain issues must be considered before designing a layout using the TPS51216. 2 VLDOIN TPS51216 VIN VTT VTT 3 10 mF VTTGND VTTGND 4 V5IN #1 12 VOUT VTTREF 1 mF #2 5 DRVL MODE 0.22 mF 11 19 #3 PGND TRIP 18 10 VREF 6 REFIN 8 GND 7 0.1 mF 10 nF UDG-10166 Figure 34.
PAGE 24
TPS51216 SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 • • • • • • • • • • • • www.ti.com Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling to a high-voltage switching node. Connect the frequency and mode setting resistor from MODE pin to ground, and make the connections as close as possible to the device.
PAGE 25
TPS51216 www.ti.com SLUSAB9A – NOVEMBER 2010 – REVISED APRIL 2013 REVISION HISTORY Changes from Original (November 2010) to Revision A Page • Added specifications to ABSOLUTE MAXIMUM RATINGS table. ....................................................................................... 2 • Added clarity to VTT and VTTREF section. ........................................................................................................................
PAGE 26
PACKAGE OPTION ADDENDUM www.ti.
PAGE 27
PACKAGE OPTION ADDENDUM www.ti.com 18-Oct-2013 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PAGE 28
PACKAGE MATERIALS INFORMATION www.ti.com 29-May-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS51216RUKR WQFN RUK 20 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS51216RUKT WQFN RUK 20 250 330.0 12.4 3.3 3.3 1.1 8.0 12.
PAGE 29
PACKAGE MATERIALS INFORMATION www.ti.com 29-May-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS51216RUKR WQFN RUK 20 3000 338.0 355.0 50.0 TPS51216RUKT WQFN RUK 20 250 338.0 355.0 50.
PAGE 30
PAGE 31
PAGE 32
PAGE 33
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.