Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - DC/DC voltage regulator Holder VQFN 40

N/C

TRIP

PGOOD

N/C

VBST

N/C

VFB

MODE

VDD

TPS53315

GND1

PGND

VREG

GND2

PGND

VIN

1 2 3 4 5 6 7 8 9 10 11 12

32 31 30 29 28 27 26 25 24 23 22 21

OUT

3 V to 15 V

UDG-10199

VDD

4.5 V to 25 V

PGOODVREG

TPS53315

www.ti.com

SLUSAE6 –DECEMBER 2010

12-A Step-Down Regulator with Integrated Switcher

Check for Samples: TPS53315

FEATURES

APPLICATIONS

• Server and Desktop Computers

• Conversion Input Voltage Range: 3 V to 15 V

• Notebook Computers

• VDD Input Voltage Range: 4.5 V to 25 V

• Telecommunication Equipments

• Output Voltage Range: 0.6 V to 5.5 V

• 5-V LDO Output

DESCRIPTION

• Integrated Power MOSFETs with 12-A

TPS53315 is a D-CAP™ mode, 12-A synchronous

Continuous Output Current

switcher with integrated MOSFETs. It is designed for

• <10-mA Shut Down Current

ease of use, low external component count, and

• Auto-Skip Eco-mode™ for Light-Load

small package power systems.

Efficiency

This device features single-rail input support, one

• D-CAP™ Mode with Fast Transient Response

19-mΩ and one 7-mΩ integrated MOSFET, accurate

1%, 0.6 V Reference, and integrated boost switch. A

• Selectable Switching Frequency from 250 kHz

sample of competitive features include: greater than

to 1 MHz with an External Resistor

96% maximum efficiency, 3 V to 15 V wide input

• Built-in 1%, 0.6-V Reference

voltage range, very low external component count,

• 0.7-ms, 1.4-ms, 2.8-ms and 5.6-ms Selectable

D-CAP™ mode control for super fast transient,

Internal Voltage Servo Soft-Start

selectable auto-skip and PWM operation, internal

soft-start control, adjustable frequency, and no need

• Pre-Charged Start-up Capability

for compensation.

• Integrated Boost Switch

The conversion input voltage ranges from 3 V to

• Adjustable Overcurrent Limit Via External

15 V, the supply voltage range is from 4.5 V to 25 V,

Resistor

and the output voltage range is from 0.6 V to 5.5 V.

• Overvoltage/Undervoltage, UVLO and

The TPS53315 is available in a 5 mm × 7 mm 40-pin,

Over-Temperature Protection

QFN package and is specified from –40°C to 85°C.

• Support All Ceramic Output Capacitors

• Open Drain Power Good Indication

• 40-pin QFN Package with PowerPAD™

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2Eco-mode, D-CAP, PowerPAD are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (30 pages)

PAGE 1
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 12-A Step-Down Regulator with Integrated Switcher Check for Samples: TPS53315 FEATURES APPLICATIONS • • • • • • • • 1 EN 31 30 29 28 27 26 25 24 23 22 21 LL LL LL LL PGOOD 32 LL VREG The TPS53315 is available in a 5 mm × 7 mm 40-pin, QFN package and is specified from –40°C to 85°C. LL • • • The conversion input voltage ranges from 3 V to 15 V, the supply voltage range is from 4.5 V to 25 V, and the output voltage range is from 0.
PAGE 2
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 3
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 RECOMMENDED OPERATING CONDITIONS VALUE VIN (main supply) Input voltage range Output voltage range Source/Sink Current UNIT 3 to 15 VDD 4.5 to 25 VBST 4.5 to 21 VBST(with respect to LL) 4.5 to 6.5 EN, TRIP, VFB, RF, MODE –0.1 to 6.5 LL –0.8 to 15 PGOOD, VREG –0.1 to 6.
PAGE 4
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com ELECTRICAL CHARACTERISTICS Over recommended free-air temperature range, VDD = 12 V (Unless otherwise noted) PARAMETER CONDITIONS MIN TYP MAX UNIT SUPPLY VOLTAGE AND SUPPLY CURRENT VVIN VIN pin power conversion input voltage VDD Supply input voltage IVIN(leak) VIN pin leakage current VEN = 0 V IVDD VDD supply current VDD current, TA = 25°C, No Load, VEN = 5 V, VVFB = 0.
PAGE 5
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 ELECTRICAL CHARACTERISTICS Over recommended free-air temperature range, VDD = 12 V (Unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT LOGIC THRESHOLD AND SETTING CONDITIONS VEN EN voltage threshold IEN EN input current fSW Switching frequency Enable 1.8 V Disable 0.6 VEN = 5 V 1.
PAGE 6
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com PGOOD N\C VBST N/C LL LL LL LL LL LL LL LL PIN DESCRIPTION 32 31 30 29 28 27 26 25 24 23 22 21 N/C 33 20 LL N/C 34 19 LL TRIP 35 18 LL EN 36 17 LL TPS53315RGF VDD 40 13 VIN 1 2 3 4 5 6 7 8 9 10 11 12 VIN VIN VIN 14 PGND 39 PGND MODE PGND VIN PGND 15 PGND 38 PGND RF GND2 LL VREG 16 PGND 37 GND1 VFB PIN FUNCTIONS PIN NAME NO. I/O/P (1) DESCRIPTION EN 36 I Enable pin.
PAGE 7
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 PIN FUNCTIONS (continued) PIN NAME PGOOD NO. 32 I/O/P (1) DESCRIPTION O Open drain power good flag. Provides a 1-ms start up delay after the VFB pin voltage falls within specified limits. When the VFB pin voltage goes outside the specified limits, the PGOOD pin goes low within 10 µs. G Power GND Switching frequency selection. Connect a resistance to GND or VREG to select switching frequency using Table 2.
PAGE 8
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com FUNCTIONAL BLOCK DIAGRAM 0.6 V +10/15% 0.6 V –30% + UV PGOOD + Delay Delay + 0.6 V –10/15% Ramp Compensation Control Logic + OV +20% + VFB UVP/OVP Logic RF VBST 0.6 V SS 10 mA VREG GND TRIP + + PWM VIN tON OneShot + + OCP LL LL XCON + ZC PGND Control Logic PGND SS FCCM/ Skip Decode MODE EN VOUT On/Off time Minimum On/Off Light load OVP/UVP FCCM/Skip LL Fault Sdn VREG LDO + VDD V5OK + 4.2 V/3.95 V Enable 1.2 V/0.
PAGE 9
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 6 600 5 500 400 300 200 VEN = 5 V VVDD = 12 V VVFB = 0.63 V No Load 100 0 −40 −25 −10 5 20 35 50 65 Temperature (°C) 80 95 VDD Shutdown Current (µA) VDD Supply Current (µA) TYPICAL CHARACTERISTICS 700 3 2 5 20 35 50 65 Temperature (°C) 80 95 110 125 Figure 2. VDD Shutdown Current vs.
PAGE 10
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com TYPICAL CHARACTERISTICS Inductor Values IN06155: 1 µH, 2.3 mΩ, HCB1175-501: 0.5 µH, 0.29 mΩ 1000 Switching Frequency (kHz) Switching Frequency (kHz) 1000 100 fSET = 750 kHz VIN = 12 V VOUT = 1.1 V 10 100 fSET = 1 MHz VIN = 12 V VOUT = 1.1 V 10 FCCM Skip Mode 1 0.01 0.1 1 Output Current (A) 10 FCCM Skip Mode 1 0.01 100 1200 1.120 1000 1.115 600 400 200 fSW = 300 kHz fSW = 500 kHz fSW = 750 kHz fSW = 1 MHz 0 0 1 2 1.100 1.095 1.
PAGE 11
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 TYPICAL CHARACTERISTICS 98 98 94 94 90 90 Efficiency (%) Efficiency (%) Inductor Values IN06155: 1 µH, 2.3 mΩ, HCB1175-501: 0.5 µH, 0.29 mΩ 86 82 78 VIN = 12 V FCCM fSW = 300 kHz 74 1.0 1.1 1.2 86 82 78 VOUT (V) 1.5 1.8 3.3 5.0 VIN = 12 V Skip Mode fSW = 300 kHz 74 70 2 4 6 8 Output Current (A) 10 0 12 Figure 13. Efficiency vs Output Current, Inductors: VOUT ≤ 1.8 V: HCB1175-501, VOUT ≥ 3.
PAGE 12
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com TYPICAL CHARACTERISTICS FCCM VIN = 12 V IOUT= 10 A EN (5 V/div) FCCM VIN = 12 V IOUT= 0 A EN (5 V/div) VOUT (0.5 V/div) VOUT (0.5 V/div) 0.5 V pre-biased VREG (5 V/div) VREG (5 V/div) PGOOD (5 V/div) PGOOD (5 V/div) Time (1 ms/div) Time (1 ms/div) Figure 19. Start-Up Figure 20. Pre-Bias Start-Up EN (5 V/div) FCCM VIN = 12 V IOUT= 10 A FCCM VEN = 5 V IOUT= 10 A VDD = VIN VIN (5 V/div) VOUT (0.5 V/div) VOUT (0.
PAGE 13
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 TYPICAL CHARACTERISTICS Skip Mode VIN = 12 V IOUT= 0 A FCCM VIN = 12 V IOUT = 0 A VOUT (20 mV/div) VOUT (20 mV/div) LL (5 V/div) LL (5 V/div) IL (2 A/div) IL (2 A/div) Time (2 µs/div) Time (1 µs/div) Figure 23. 1.1-V Output FCCM Steady-State Operation Skip Mode VIN = 12 V Figure 24. 1.1-V Output Skip Mode Steady-State Operation VOUT (20 mV/div) VOUT (20 mV/div) VOUT = 1.1 V Skip Mode VIN = 12 V LL (5 V/div) LL (5 V/div) VOUT = 1.
PAGE 14
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com TYPICAL CHARACTERISTICS Skip Mode VIN = 12 V FCCM VIN = 12 V VOUT = 1.1 V VOUT (20 mV/div) IOUT from 0 A to 5 A, 2.5A/µs VOUT = 1.1 V VOUT (20 mV/div) IOUT from 0 A to 5 A, 2.5A/µs IOUT (5 A/div) IOUT (5 A/div) Time (2 µs/div) Time (100 µs/div) Figure 27. FCCM Load Transient Figure 28.
PAGE 15
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 TYPICAL CHARACTERISTICS Figure 31, shows the thermal signature of the TPS53315 EVM, VIN = 12 V, VOUT = 1.1 V, IOUT= 12 A, fSW = 500 kHz at room temperature with no airflow. Figure 32 shows the thermal signature of the TPS53315 EVM, VIN = 12 V, VOUT = 3.3 V, IOUT= 12 A, fSW = 650 kHz at room temperature with no airflow. Figure 31. Thermal Signature of TPS53315 EVM, fSW = 500 kHz Figure 32.
PAGE 16
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com APPLICATION INFORMATION APPLICATION CIRCUIT DIAGRAM R9 0 W R10 100 kW VREG C5 0.1 mF 27 26 25 24 23 22 21 N/C VBST N/C LL LL LL LL LL LL LL LL L1 1 mH IN06155 N/C 34 N/C LL 19 35 TRIP LL 18 36 EN LL 17 37 VFB 38 RF VIN 15 39 MODE VIN 14 40 VDD VIN 13 TPS53315 PGND PGND PGND PGND VIN VIN 1 2 3 4 5 6 7 8 9 10 11 12 C3 1 mF C4 1 mF COUT 330 mF LL 16 PGND R4 187 kW VOUT LL 20 33 PGND R8 80.
PAGE 17
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 General Description The TPS53315 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.
PAGE 18
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com Adaptive On-Time D-CAP™ Control The TPS53315 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage æ VIN ö ç tON µ ÷ VOUT ø .
PAGE 19
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 Small Signal Model From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in Figure 37. TPS53315 VIN Switching Modulator VIN R1 LL VFB PWM 37 + R2 + Control Logic and Divider L VOUT IIND IOUT IC 0.6 V ESR RLOAD Voltage Divider VC COUT Output Capacitor UDG-10203 Figure 37.
PAGE 20
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com Auto-Skip Eco-mode™ Light Load Operation While the MODE pin is pulled low via RMODE, the TPS53315 automatically reduces the switching frequency at light-load conditions to maintain high efficiency. Detailed operation is described as follows.
PAGE 21
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 The inductor current is monitored by the voltage between the GND pin and the SW pin so that the SW pin should be connected to the drain terminal of the low-side MOSFET properly. ITRIP has 4700 ppm/°C temperature slope to compensate the temperature dependency of the RDS(on). The GND pin is used as the positive current sensing node. The GND pin should be connected to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.
PAGE 22
TPS53315 SLUSAE6 – DECEMBER 2010 www.ti.com External Parts Selection The external components selection is a simple process using D-CAP™ Mode. 1. CHOOSE THE INDUCTOR The inductance value should be determined to give the ripple current of approximately 1/4 to ½ of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps stable operation.
PAGE 23
TPS53315 www.ti.com SLUSAE6 – DECEMBER 2010 External Parts Selection with All Ceramic Output Capacitors When ceramic output capacitors are used, the stability criteria in Equation 2 cannot be satisfied. The ripple injection approach as shown in Equation 10 is implemented to increase the ripple on the VFB pin and make the system stable. C2 can be fixed at 1 nF. The value of C1 can be selected between 10 nF to 200 nF. The increased ripple on the VFB pin causes the increase of the VFB DC value.
PAGE 24
PACKAGE OPTION ADDENDUM www.ti.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 21-Mar-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS53315RGFR VQFN RGF 40 3000 330.0 16.4 5.25 7.25 1.45 8.0 16.0 Q1 TPS53315RGFT VQFN RGF 40 250 180.0 16.4 5.25 7.25 1.45 8.0 16.
PAGE 26
PACKAGE MATERIALS INFORMATION www.ti.com 21-Mar-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS53315RGFR VQFN RGF 40 3000 367.0 367.0 38.0 TPS53315RGFT VQFN RGF 40 250 210.0 185.0 35.
PAGE 27
PAGE 28
PAGE 29
PAGE 30
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.