Product Folder Sample & Buy Support & Community Tools & Software Technical Documents TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 TPS54360 60 V Input, 3.5 A, Step Down DC-DC Converter with Eco-mode™ 1 Features 3 Description • • The TPS54360 is a 60 V, 3.5 A, step down regulator with an integrated high side MOSFET. The device survives load dump pulses up to 65V per ISO 7637. Current mode control provides simple external compensation and flexible component selection.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com Table of Contents 1 2 3 4 5 6 7 8 Features .................................................................. Applications ........................................................... Description ............................................................. Simplified Schematic............................................. Revision History..................................................... Terminal Configuration and Functions...............
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 6 Terminal Configuration and Functions HSOIC Package (Top View) 8 SW 7 GND 3 6 COMP 4 5 FB BOOT 1 VIN 2 EN RT/CLK Thermal Pad 9 Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION BOOT 1 O A bootstrap capacitor is required between BOOT and SW. If the voltage on this capacitor is below the minimum required to operate the high side MOSFET, the output is switched off until the capacitor is refreshed.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 7 Specifications 7.1 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) VALUE MIN VIN –0.3 65 EN –0.3 8.4 BOOT Input voltage 73 FB –0.3 COMP –0.3 3 RT/CLK –0.3 3.6 –0.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 7.5 Electrical Characteristics TJ = –40°C to 150°C, VIN = 4.5 to 60V (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 60 V 4.3 4.48 V SUPPLY VOLTAGE (VIN TERMINALS) Operating input voltage Internal undervoltage lockout threshold 4.5 Rising 4.1 Internal undervoltage lockout threshold hysteresis 325 mV Shutdown supply current EN = 0 V, 25°C, 4.5 V ≤ VIN ≤ 60 V 2.25 4.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 7.6 Timing Requirements PARAMETER TEST CONDITIONS MIN TYP MAX UNIT INTERNAL SOFT-START TIME Soft-Start Time fSW = 500 kHz, 10% to 90% 2.1 ms Soft-Start Time fSW = 2.5 MHz, 10% to 90% 0.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Typical Characteristics (continued) 500 RT = 200 kΩ, VIN = 12 V 540 530 520 510 500 490 480 470 460 450 −50 −25 0 25 50 75 100 TJ − Junction Temperature (°C) 125 400 350 300 250 200 150 100 50 300 G005 400 500 600 700 800 RT/CLK − Resistance (kΩ) 900 1000 G006 Figure 5. Switching Frequency vs Junction Temperature Figure 6.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com Typical Characteristics (continued) −4 −0.5 VIN = 5 V, I EN = Threshold+50mV −0.9 −4.2 −1.1 −4.3 −1.3 −4.4 −1.5 −1.7 −4.5 −4.6 −1.9 −4.7 −2.1 −4.8 −2.3 −4.9 −2.5 −50 −25 0 25 50 75 100 TJ − Junction Temperature (°C) 125 −5 −50 150 0 25 50 75 100 Tj − Junction Temperature (°C) % of Nominal Switching Frequency −2.9 −3.1 −3.3 −3.5 −3.7 −3.9 −4.1 −4.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Typical Characteristics (continued) 210 210 VIN = 12 V TJ = 25°C 190 VIN − Supply Current (µA) VIN − Supply Current (dB) 190 170 150 130 110 90 70 −50 170 150 130 110 90 −25 0 25 50 75 100 TJ − Junction Temperature (°C) 125 70 150 Figure 17. VIN Supply Current vs Junction Temperature 50 60 G017 4.4 4.3 Input Voltage (V) VIN − (BOOT−SW) (dB) 20 30 40 VIN − Input Voltage (V) 4.5 BOOT-SW UVLO Falling BOOT-SW UVLO Rising 2.4 2.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 8 Detailed Description 8.1 Overview The TPS54360 is a 60 V, 3.5 A, step-down (buck) regulator with an integrated high side n-channel MOSFET. The device implements constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation. The wide switching frequency range of 100 kHz to 2500 kHz allows either efficiency or size optimization when selecting the output filter components.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 8.2 Functional Block Diagram EN VIN Thermal Shutdown UVLO Enable Comparator OV Shutdown Shutdown Logic Enable Threshold Boot Charge Voltage Reference Boot UVLO Minimum Clamp Pulse Skip Error Amplifier Current Sense PWM Comparator FB BOOT Logic Shutdown 6 Slope Compensation SW COMP Frequency Foldback Reference DAC for Soft- Start Maximum Clamp Oscillator with PLL 8/8/ 2012 A 0192789 GND POWERPAD RT/ CLK 8.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com Feature Description (continued) 8.3.3 Pulse Skip Eco-mode The TPS54360 operates in a pulse skipping Eco-mode at light load currents to improve efficiency by reducing switching and gate drive losses. If the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the pulse skipping current threshold, the device enters Eco-mode.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Feature Description (continued) 5.6 5.5 VI - Input Voltage - V 5.4 5.3 5.2 5.1 Dropout Voltage 5 4.9 Dropout Voltage 4.8 4.7 Start 4.6 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 Stop 0.4 0.45 0.5 Load Current - A Figure 22. 5V Start/Stop Voltage 8.3.5 Error Amplifier The TPS54360 voltage regulation loop is controlled by a transconductance error amplifier.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com Feature Description (continued) VIN TPS54360 i1 ihys RUVLO1 EN Optional VEN RUVLO2 Figure 23. Adjustable Undervoltage Lockout (UVLO) - VSTOP V RUVLO1 = START IHYS RUVLO2 = (2) VENA VSTART - VENA + I1 RUVLO1 (3) 8.3.8 Internal Soft-Start The TPS54360 has an internal digital soft-start that ramps the reference voltage from zero volts to its final value in 1024 switching cycles.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Feature Description (continued) 8.3.10 Accurate Current Limit Operation and Maximum Switching Frequency The TPS54360 implements peak current mode control in which the COMP terminal voltage controls the peak current of the high side MOSFET. A signal proportional to the high side switch current and the COMP terminal voltage are compared each cycle.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com Feature Description (continued) Where: IO Output current ICL Current limit Rdc inductor resistance VIN maximum input voltage VOUT output voltage VOUTSC output voltage during short Vd diode voltage drop RDS(on) switch on resistance tON controllable on time ƒDIV frequency divide equals (1, 2, 4, or 8) 8.3.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Feature Description (continued) SW SW EXT EXT IL IL Figure 26. Plot of Synchronizing in CCM Figure 27. Plot of Synchronizing in DCM SW EXT IL Figure 28.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com Feature Description (continued) 8.3.12 Overvoltage Protection The TPS54360 incorporates an output overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Feature Description (continued) 8.3.15 Simple Small Signal Model for Peak Current Mode Control Figure 30 describes a simple small signal model that can be used to design the frequency compensation. The TPS54360 power stage can be approximated by a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com Feature Description (continued) æ s ç1 + 2p ´ fZ VOUT = Adc ´ è VC æ s ç1 + 2p ´ fP è Adc = gmps ´ RL ö ÷ ø ö ÷ ø (9) (10) 1 fP = COUT ´ RL ´ 2p (11) 1 fZ = COUT ´ RESR ´ 2p (12) 8.3.16 Small Signal Model for Frequency Compensation The TPS54360 uses a transconductance amplifier for the error amplifier and supports three of the commonlyused frequency compensation circuits.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Feature Description (continued) Aol A0 P1 Z1 P2 A1 BW Figure 32.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 8.4 Device Functional Modes 8.4.1 Operation with VIN = < 4.5 V (Minimum VIN) The device is recommended to operate with input voltages above 4.5 V. The typical VIN UVLO threshold is 4.3 V and the device may operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage, the device will not switch.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Device Functional Modes (continued) 8.4.3.2 Split Rail Power Supply The TPS54360 can be used to convert a positive input voltage to a split rail positive and negative output voltage by using a coupled inductor. Idea applications are amplifiers requiring a split rail positive and negative voltage power supply. For a more detailed example see SLVA369.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 9 Application and Implementation 9.1 Application Information The TPS54360 is a 60 V, 3.5 A, step down regulator with an integrated high side MOSFET. Idea applications are: 12 V, 24 V and 48 V Industrial, Automotive and Communications Power Systems 9.2 Typical Application L1 8.2uH 5.0V, 3.5A VOUT C4 0.1uF U1 TPS54360DDA VIN 8.5V to 60V 2 3 C1 C2 2.2uF 2.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Equation 7 and Equation 8 should be used to calculate the upper limit of the switching frequency for the regulator. Choose the lower value result from the two equations. Switching frequencies higher than these values results in pulse skipping or the lack of overcurrent protection during a short circuit. The typical minimum on time, tonmin, is 135 ns for the TPS54360.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 LO(min ) = VIN(max ) - VOUT IOUT ´ KIND ´ www.ti.com VOUT 60 V - 5 V 5V = ´ = 7.3 mH VIN(max ) ´ fSW 3.5 A x 0.3 60 V ´ 600 kHz (26) spacer IRIPPLE = VOUT ´ (VIN(max ) - VOUT ) VIN(max ) ´ LO ´ fSW = 5 V x (60 V - 5 V) = 0.932 A 60 V x 8.2 mH x 600 kHz (27) spacer IL(rms ) = (IOUT ) 2 ( æ 1 ç VOUT ´ VIN(max ) - VOUT + ´ 12 çç VIN(max ) ´ LO ´ fSW è )ö÷ 2 ÷ = ÷ ø 2 (3.5 A ) 2 æ 5 V ´ (60 V - 5 V ) ö 1 + ´ ç ÷ = 3.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Capacitance de-ratings for aging, temperature and dc bias increases this minimum value. For this example, 2 x 47 μF, 10 V ceramic capacitors with 5 mΩ of ESR will be used. The derated capacitance is 58.3 µF, well above the minimum required capacitance of 29.2 µF. Capacitors are generally rated for a maximum ripple current that can be filtered without degrading capacitor reliability.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 9.2.2.5 Input Capacitor The TPS54360 requires a high quality ceramic type X5R or X7R input decoupling capacitor with at least 3 μF of effective capacitance. Some applications will benefit from additional bulk capacitance. The effective capacitance includes any loss of capacitance due to dc bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 9.2.2.7 Undervoltage Lockout Set Point The Undervoltage Lockout (UVLO) can be adjusted using an external voltage divider on the EN terminal of the TPS54360. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 8 V (UVLO start).
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com To determine the compensation resistor, R4, use Equation 45. Assume the power stage transconductance, gmps, is 12 A/V. The output voltage, VO, reference voltage, VREF, and amplifier transconductance, gmea, are 5 V, 0.8 V and 350 μA/V, respectively. R4 is calculated to be 13 kΩ which is a standard value. Use Equation 46 to set the compensation zero to the modulator pole frequency. Equation 46 yields 6404 pF for compensating capacitor C5.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 Where: IOUT is the output current (A). RDS(on) is the on-resistance of the high-side MOSFET (Ω). VOUT is the output voltage (V). VIN is the input voltage (V). ƒsw is the switching frequency (Hz). trise is the SW terminal voltage rise time and can be estimated by trise = VIN x 0.16ns/V + 3.0ns. QG is the total gate charge of the internal MOSFET. IQ is the operating nonswitching supply current.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 10 V/div 1 A/div 9.2.3 Application Curves C4: IOUT VIN 20 mV/div C3: VOUT ac coupled VOUT -5 V offset Time = 100 ms/div Time = 5 ms/div Figure 36. Load Transient Figure 37. Line Transient (8 V to 40 V) 5 V/div C3 5 V/div 100 mV/div C4 C1: VIN C1: VIN 2 V/div 1 V/div C1 C2: EN C2 C1 C2: EN 2 V/div C3: VOUT C3 Time = 2 ms/div Time = 2 ms/div Figure 38. Start-up With VIN Figure 39.
TPS54360 10 V/div SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 C1: SW C1 C1: SW C1 1 A/div C4: IL C4: IL C4 IOUT = 3.5 A C3: VOUT ac coupled C3 No Load 200 mV/div C3: VIN ac coupled C3 C4 Time = 2 ms/div Time = 2 ms/div Figure 42. Output Ripple PSM Figure 43. Input Ripple CCM C1: SW C1 C4: IL C4 IOUT = 100 mA C3: VIN ac coupled 200 mA/div 2 V/div C1: SW 20 mV/div 20 mV/div 500 mA/div 10 V/div 20 mV/div 200 mA/div 10 V/div www.ti.
TPS54360 www.ti.com 100 100 90 90 80 80 70 70 Efficiency - % Efficiency - % SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 60 50 40 VOUT = 5V, fsw = 600 kHz 30 20 60 50 40 30 20 36Vin 48Vin 60Vin 8Vin 12Vin 24Vin 10 0 0.5 1.0 1.5 2.5 2.0 3.0 3.5 0 0.001 4.0 IO - Output Current - A Figure 48. Efficiency vs Load Current Figure 49. Light Load Efficiency 90 80 80 70 70 Efficiency - % 100 90 60 50 40 VOUT = 3.3V, fsw = 300 kHz 30 20 VOUT = 3.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 0.5 VOUT = 5V, fsw = 600 kHz, IOUT = 3.5A Output Voltage Deviation - % 0.4 0.3 0.2 0.1 0 -0.1 0.2 -0.3 -0.4 -0.5 0 5 10 15 20 25 30 35 40 45 50 55 60 VIN - Input Voltage - V Figure 54. Regulation vs Input Voltage 10 Power Supply Recommendation The device is designed to operate from an input voltage supply range between 4.5 V and 60 V. This input supply should be well regulated.
TPS54360 SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 www.ti.com 11 Layout 11.1 Layout Guidelines Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade performance. • To reduce parasitic effects, the VIN terminal should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric.
TPS54360 www.ti.com SLVSBB4E – AUGUST 2012 – REVISED MARCH 2014 12 Device and Documentation Support 12.1 Trademarks Eco-mode, PowerPAD, WEBENCH are trademarks of Texas Instruments. 12.2 Electrostatic Discharge Caution These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 12.3 Glossary SLYZ022 — TI Glossary.
PACKAGE OPTION ADDENDUM www.ti.
PACKAGE OPTION ADDENDUM www.ti.com 31-Oct-2013 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PACKAGE MATERIALS INFORMATION www.ti.com 13-May-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TPS54360DDAR Package Package Pins Type Drawing SO Power PAD DDA 8 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2500 330.0 12.8 Pack Materials-Page 1 6.4 B0 (mm) K0 (mm) P1 (mm) 5.2 2.1 8.0 W Pin1 (mm) Quadrant 12.
PACKAGE MATERIALS INFORMATION www.ti.com 13-May-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS54360DDAR SO PowerPAD DDA 8 2500 366.0 364.0 50.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.