Datasheet
1
2 fp
=
´ ´ ´
p
C5
R4 mod
2 f
gmps gmea
p
æ ö
æ ö
´ ´ ´
= ´
ç ÷
ç ÷
´
è ø
è ø
co out out
ref
C V
R4
V
2
sw
p
f
f f= ´
co
mod
p z
f f f= ´
co
mod mod
1
z mod =
2 Resr × Cout
¦
´ p ´
Ioutmax
p mod =
2 × × Vout × Cout
¦
p
TPS57040-Q1
www.ti.com
SLVSAP4C –DECEMBER 2010–REVISED OCTOBER 2012
Undervoltage Lock Out Set Point
The undervoltage lock out (UVLO) can be adjusted using an external voltage divider on the EN pin of the
TPS57040-Q1. The UVLO has two thresholds, one for power up when the input voltage is rising and one for
power down or brown outs when the input voltage is falling. For the example design, the supply should turn on
and start switching once the input voltage increases above 8.9 V (enabled). After the regulator starts switching, it
should continue to do so until the input voltage falls below 7.9 V (UVLO stop).
The programmable UVLO and enable voltages are set using a resistor divider between V
IN
and ground to the EN
pin. Equation 2 through Equation 3 can be used to calculate the resistance values necessary. For the example
application, a 332 kΩ between V
IN
and EN and a 56.2 kΩ between EN and ground are required to produce the
8.9- and 7.9-V start and stop voltages.
Output Voltage and Feedback Resistors Selection
For the example design, 10 kΩ was selected for R2. Using Equation 1, R1 is calculated as 52.5 kΩ. The nearest
standard 1% resistor is 52.3 kΩ. Due to current leakage of the VSENSE pin, the current flowing through the
feedback network should be greater than 1 μA in order to maintain the output voltage accuracy. This requirement
makes the maximum value of R2 equal to 800 kΩ. Choosing higher resistor values will decrease quiescent
current and improve efficiency at low output currents but may introduce noise immunity problems.
Compensation
There are several methods used to compensate DC/DC regulators. The method presented here is easy to
calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope
compensation is ignored, the actual cross over frequency will usually be lower than the cross over frequency
used in the calculations. This method assume the crossover frequency is between the modulator pole and the
ESR zero and the ESR zero is at least 10 times greater the modulator pole. Use SwitcherPro software for a more
accurate design.
To get started, the modulator pole, ƒ
pmod
, and the ESR zero, fz1 must be calculated using Equation 41 and
Equation 42. For C
OUT
, use a derated value of 21.2 μf. Use equations Equation 43 and Equation 44, to estimate
a starting point for the crossover frequency, ƒ
co
, to design the compensation. For the example design, ƒ
pmod
is
753 Hz and ƒ
zmod
is 1505 kHz. Equation 43 is the geometric mean of the modulator pole and the ESR zero and
Equation 44 is the mean of modulator pole and the switching frequency. Equation 43 yields 33.7 kHz and
Equation 44 gives 16.2 kHz. Use the lower value of Equation 43 or Equation 44 for an initial crossover frequency.
For this example, ƒ
co
is 16.2 kHz. Next, the compensation components are calculated. A resistor in series with a
capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the
compensating pole.
(41)
(42)
(43)
(44)
To determine the compensation resistor, R4, use Equation 45. Assume the power stage transconductance,
gm
PS
, is 1.9 A/V. The output voltage, V
O
, reference voltage, V
REF
, and amplifier transconductance, gm
EA
, are 3.3
V, 0.8 V and 97 μA/V, respectively. R4 is calculated to be 77.1 kΩ, use the nearest standard value of 76.8 kΩ.
Use Equation 46 to set the compensation zero to the modulator pole frequency. Equation 46 yields 2754 pF for
compensating capacitor C5, a 2700 pF is used on the board.
(45)
(46)
Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 35
Product Folder Links: TPS57040-Q1