Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - DC/DC voltage regulator Boost VSON 10

(3,25 mm x 3,25 mm)

10 µF

6.8 µH

VBAT

VOUT

2.2 µF

47 µF

LBO

PGND

LBI

GND

TPS61020

3.3 V Up To

200 mA

Low Battery

Output

0.9-V To

6.5-V Input

TPS61020, TPS61024, TPS61025

TPS61026, TPS61027, TPS61028

TPS61029

www.ti.com

SLVS451F –SEPTEMBER 2003–REVISED APRIL 2012

96% EFFICIENT SYNCHRONOUS BOOST CONVERTER

Check for Samples: TPS61020, TPS61024, TPS61025, TPS61026, TPS61027, TPS61028, TPS61029

FEATURES

DESCRIPTION

• 96% Efficient Synchronous Boost Converter

The TPS6102x devices provide a power supply

• Output Voltage Remains Regulated When

solution for products powered by either a one-cell,

Input Voltage Exceeds Nominal Output Voltage

two-cell, or three-cell alkaline, NiCd or NiMH, or one-

• Device Quiescent Current: 25 µA (Typ)

cell Li-Ion or Li-polymer battery. Output currents can

go as high as 200 mA while using a single-cell

• Input Voltage Range: 0.9 V to 6.5 V

alkaline, and discharge it down to 0.9 V. It can also

• Fixed and Adjustable Output Voltage Options

be used for generating 5 V at 500 mA from a 3.3-V

Up to 5.5 V

rail or a Li-Ion battery. The boost converter is based

• Power Save Mode for Improved Efficiency at

on a fixed frequency, pulse-width-modulation (PWM)

Low Output Power

controller using a synchronous rectifier to obtain

maximum efficiency. At low load currents the

• Low Battery Comparator

converter enters the Power Save mode to maintain a

• Low EMI-Converter (Integrated Antiringing

high efficiency over a wide load current range. The

Switch)

Power Save mode can be disabled, forcing the

• Load Disconnect During Shutdown converter to operate at a fixed switching frequency.

The maximum peak current in the boost switch is

• Over-Temperature Protection

limited to a value of 800 mA, 1500 mA or 1800mA

• Small 3 mm × 3 mm QFN-10 Package

depending on the device version.

The TPS6102x devices keep the output voltage

APPLICATIONS

regulated even when the input voltage exceeds the

• All One-Cell, Two-Cell and Three-Cell Alkaline,

nominal output voltage. The output voltage can be

NiCd or NiMH or Single-Cell Li Battery

programmed by an external resistor divider, or is

Powered Products

fixed internally on the chip. The converter can be

disabled to minimize battery drain. During shutdown,

• Portable Audio Players

the load is completely disconnected from the battery.

• PDAs

A low-EMI mode is implemented to reduce ringing

• Cellular Phones

and, in effect, lower radiated electromagnetic energy

when the converter enters the discontinuous

• Personal Medical Products

conduction mode. The device is packaged in a 10-pin

• Camera White LED Flash Light

QFN PowerPAD™ package measuring 3 mm x 3 mm

(DRC).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (30 pages)

PAGE 1
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 (3,25 mm x 3,25 mm) www.ti.
PAGE 2
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 ELECTRICAL CHARACTERISTICS over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted) DC/DC STAGE PARAMETER TEST CONDITIONS Minimum input voltage for start-up MIN RL = 120 Ω TYP MAX UNIT 0.9 1.
PAGE 4
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com PIN ASSIGNMENTS DRC PACKAGE (TOP VIEW) EN VOUT FB LBO GND PGND SW PS LBI VBAT Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION EN 1 I Enable input.
PAGE 5
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 FUNCTIONAL BLOCK DIAGRAM (TPS61020, TPS61028, TPS61029) SW Backgate Control AntiRinging VBAT VOUT 10 kΩ VOUT Vmax Control 20 pF Gate Control PGND PGND Regulator PGND Error Amplifier _ FB + Vref = 0.5 V Control Logic + _ GND Oscillator Temperature Control EN PS GND Low Battery Comparator _ LBI LBO + + _ Vref = 0.
PAGE 6
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com PARAMETER MEASUREMENT INFORMATION L1 6.8 µH VOUT SW VBAT R1 C1 10 µF Power Supply C2 2.2 µF R3 EN C3 47 µF VCC Boost Output FB LBI R5 R4 R2 PS LBO PGND GND List of Components: U1 = TPS6102xDRC L1 = EPCOS B82462−G4682 C1, C2 = X7R/X5R Ceramic C3 = Low ESR Tantalum Control Output TPS6102x TYPICAL CHARACTERISTICS Table 1.
PAGE 7
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 TPS61020 MAXIMUM OUTPUT CURRENT vs INPUT VOLTAGE TPS61020 EFFICIENCY vs OUTPUT CURRENT 100 1400 VO = 3.3 V VO = 5 V 80 1000 70 Efficiency - % Maximum Output Current - mA 1200 800 600 VO = 1.8 V 400 VO = 1.8 V VBAT = 0.9 V 90 VBAT = 1.8 V 60 50 40 30 20 200 10 0 0.9 1.7 4.9 2.5 3.3 4.1 VI - Input Voltage - V 5.7 0 6.5 1 Figure 1. Figure 2.
PAGE 8
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com TPS61025 EFFICIENCY vs INPUT VOLTAGE TPS61027 EFFICIENCY vs INPUT VOLTAGE 100 IO = 100 mA 90 90 85 85 IO = 10 mA 80 75 IO = 250 mA 70 70 60 60 55 55 1.9 2.4 2.9 3.4 3.9 IO = 250 mA 75 65 1.4 IO = 10 mA 80 65 50 0.9 IO = 100 mA 95 Efficiency - % Efficiency - % 95 100 VO = 3.3 V VO = 5 V 50 4.4 4.9 0.9 1.4 1.9 2.4 2.9 3.4 3.9 4.4 4.9 5.4 5.9 6.
PAGE 9
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 QUIESCENT CURRENT INTO VBAT vs INPUT VOLTAGE QUIESCENT CURRENT INTO VOUT vs INPUT VOLTAGE 1.6 34.8 TA = 85°C No Load Supply Current Into VOUT - µ A 1.4 1.2 1 0.8 TA = 25°C TA = -40°C 0.6 0.4 0.2 24.8 TA = -40°C TA = 25°C 19.8 14.8 9.8 4.8 -0.2 2 2.5 3 3.5 4 4.5 5 VI - Input Voltage - V 5.5 6 0.9 1.5 6.5 2 2.5 3 3.5 4 4.5 5 VI - Input Voltage - V 5.5 6 Figure 9.
PAGE 10
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com TPS61027 OUTPUT VOLTAGE IN POWER SAVE MODE Output Voltage 50 mV/div, AC VI = 1.2 V, RL = 330 Ω, VO = 3.3 V t - Time - 50 µs/div Figure 14. TPS61025 LOAD TRANSIENT RESPONSE TPS61027 LOAD TRANSIENT RESPONSE VI = 3.6 V, IL = 100 mA to 200 mA, VO = 5 V Output Voltage 20 mV/div, AC VI = 1.2 V, IL = 100 mA to 200 mA, VO = 3.3 V Output Current 100 mA/div, DC Figure 13.
PAGE 11
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 TPS61027 LINE TRANSIENT RESPONSE VI = 3 V to 3.6 V, RL = 25 Ω, VO = 5 V Output Voltage 20 mV/div, AC Input Voltage 500 mV/div, AC VI = 1.8 V to 2.4 V, RL = 33 Ω, VO = 3.3 V Output Voltage 20 mV/div, AC t - Time - 2 ms/div Figure 17. Figure 18. TPS61025 START-UP AFTER ENABLE TPS61027 START-UP AFTER ENABLE t - Time - 1 ms/div Figure 19.
PAGE 12
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com DETAILED DESCRIPTION CONTROLLER CIRCUIT The controller circuit of the device is based on a fixed frequency multiple feed forward controller topology. Input voltage, output voltage, and voltage drop on the NMOS switch are monitored and forwarded to the regulator.
PAGE 13
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 Undervoltage Lockout An undervoltage lockout function prevents device start-up if the supply voltage on VBAT is lower than approximately 0.8 V. When in operation and the battery is being discharged, the device automatically enters the shutdown mode if the voltage on VBAT drops below approximately 0.8 V.
PAGE 14
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com The battery voltage, at which the detection circuit switches, can be programmed with a resistive divider connected to the LBI pin. The resistive divider scales down the battery voltage to a voltage level of 500 mV, which is then compared to the LBI threshold voltage. The LBI pin has a built-in hysteresis of 10 mV.
PAGE 15
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 APPLICATION INFORMATION DESIGN PROCEDURE The TPS6102x dc/dc converters are intended for systems powered by a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.9 V and 6.5 V. They can also be used in systems powered by one-cell Li-Ion or Li-Polymer with a typical voltage between 2.5 V and 4.2 V.
PAGE 16
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com The output of the low battery supervisor is a simple open-drain output that goes active low if the dedicated battery voltage drops below the programmed threshold voltage on LBI. The output requires a pull up resistor with a recommended value of 1 MΩ. If not used, the LBO pin can be left floating or tied to GND.
PAGE 17
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 Output Capacitor The major parameter necessary to define the output capacitor is the maximum allowed output voltage ripple of the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR.
PAGE 18
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com LAYOUT CONSIDERATIONS As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks.
PAGE 19
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 APPLICATION EXAMPLES L1 6.8 µH Battery Input SW VOUT C2 2.2 µF VBAT R1 C1 10 µF EN C3 100 µF VCC 5 V Boost Output FB R5 LBI R2 PS GND LBO LBO PGND TPS61027 List of Components: U1 = TPS61027DRC L1 = EPCOS B82462-G4682 C1, C2 = X7R,X5R Ceramic C3 = Low ESR Tantalum Figure 24. Power Supply Solution for Maximum Output Power Operating From a Single Alkaline Cell L1 6.
PAGE 20
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 www.ti.com C5 VCC2 10 V Unregulated Auxiliary Output DS1 C6 1 µF 0.1 µF L1 6.8 µH SW C2 2.2 µF VBAT Battery Input R1 C1 10 µF VCC1 5 V Boost Main Output VOUT C3 47 µF EN R5 FB LBI R2 PS LBO LBO PGND GND List of Components: U1 = TPS61027DRC1 L1 = EPCOS B82462-G4682 C3, C5, C6, = X7R,X5R Ceramic C3 = Low ESR Tantalum DS1 = BAT54S TPS61027 Figure 26.
PAGE 21
TPS61020, TPS61024, TPS61025 TPS61026, TPS61027, TPS61028 TPS61029 www.ti.com SLVS451F – SEPTEMBER 2003 – REVISED APRIL 2012 THERMAL INFORMATION Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the powerdissipation limits of a given component.
PAGE 22
PACKAGE OPTION ADDENDUM www.ti.
PAGE 23
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 10-Jun-2014 Status (1) TPS61029DRCTG4 Package Type Package Pins Package Drawing Qty ACTIVE SON DRC 10 250 Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR Op Temp (°C) Device Marking (4/5) -40 to 85 BRF (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
PAGE 24
PACKAGE OPTION ADDENDUM www.ti.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 4-Nov-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS61020DRCR SON DRC 10 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS61020DRCR SON DRC 10 3000 330.0 12.4 3.3 3.3 1.0 8.0 12.0 Q2 TPS61020DRCR SON DRC 10 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.
PAGE 26
PACKAGE MATERIALS INFORMATION www.ti.com 4-Nov-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS61020DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS61020DRCR SON DRC 10 3000 370.0 355.0 55.0 TPS61020DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS61024DRCR SON DRC 10 3000 370.0 355.0 55.0 TPS61024DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS61025DRCR SON DRC 10 3000 367.0 367.0 35.
PAGE 27
PAGE 28
PAGE 29
PAGE 30
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.