TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 2.25MHz 400mA/600mA Dual Step-Down Converter In Small 3x3mm QFN Package Check for Samples: TPS62400, TPS62401, TPS62402, TPS62403, TPS62404 FEATURES 1 • • • • • • 2 • • • • • • • High Efficiency—Up to 95% VIN Range From 2.5 V to 6 V 2.25 MHz Fixed Frequency Operation Output Current 400 mA and 600 mA Adjustable Output Voltage From 0.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) MIN VIN NOM MAX UNIT Supply voltage 2.5 6 Output voltage range for adjustable voltage 0.6 VIN V V TA Operating ambient temperature -40 85 °C TJ Operating junction temperature -40 125 °C ELECTRICAL CHARACTERISTICS VIN = 3.6V, VOUT = 1.8V, EN = VIN, MODE = GND, L = 2.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com ELECTRICAL CHARACTERISTICS (continued) VIN = 3.6V, VOUT = 1.8V, EN = VIN, MODE = GND, L = 2.2mH, COUT = 20mF, TA = –40°C to 85°C typical values are at TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN tL_LB Low time low bit, logic 0 detection Signal level on MODE/DATA pin < 0.4V tL_HB Low time high bit, logic 1 detection Signal level on MODE/DATA pin < 0.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 PIN ASSIGNMENTS ADJ2 1 MODE/DATA 2 VIN 3 FB1 4 DEF_1 5 e w o P AD rP 10 SW2 9 EN2 8 GND 7 EN1 6 SW1 Top view DRC package TERMINAL FUNCTIONS TERMINAL NAME ADJ2 NO. (QFN) 1 I/O DESCRIPTION I Input to adjust output voltage of converter 2. In adjustable version (TPS62400) connect a external resistor divider between VOUT2, this pin and GND to set output voltage between 0.6V and VIN.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com FUNCTIONAL BLOCK DIAGRAM VIN PMOS Current Limit Comparator Converter 1 VIN FB_VOUT Thermal Shutdown Softstart VREF +1% Skip Comp. EN1 FB_VOUT VREF- 1% Ext. res. network DEF1 Skip Comp. Low VREF Control Stage Error Amp. Internal FB VOUT1 compensated Int. Resistor Network PWM Comp. Cff 25pF SW1 MODE Register RI 1 Sawtooth Generator DEF1_High RI3 RI..
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 PARAMETER MEASUREMENT INFORMATION TPS62400 VIN 2.5 V – 6 V FB 1 VIN L1 CIN VOUT1 SW1 2.2 mH LSP4018 10 mF R11 COUT1 2x10 mF GRM21BR61A106K DEF_1 R12 EN_1 L2 EN_2 VOUT2 SW2 2.2 mH LSP4018 MODE/ DATA R21 C ff2 33 pF ADJ2 COUT2 2x10 mF GRM21BR61A106K R22 GND TYPICAL CHARACTERISTICS TABLE OF GRAPHS AND FIGURES FIGURE NO. Efficiency TPS62401 VOUT1 = 1.1V 1 Efficiency TPS62401 VOUT1 = 1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com TYPICAL CHARACTERISTICS (continued) FIGURE NO. TPS62401 DEF1_pin Function for Output Voltage Selection 28 Typical Operation VIN = 3.6V, VOUT1 = 1.575V, VOUT2 = 1.8V 29 Typical Operation VIN = 3.6V, VOUT1 = 1.8V, VOUT2 = 3.0V 30 Typical Operation VIN = 3.6V, VOUT1 = 1.2V, VOUT2 = 1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 EFFICIENCY VOUT 2 = 1.8V EFFICIENCY TPS62400 VOUT 2 = 3.3V 100 100 90 VOUT2 = 1.8 V 90 80 80 VIN = 2.7 V 60 VIN = 3.6 V VIN = 3.6 V 50 VIN = 5 V VIN = 5 V 40 Power Save Mode MODE/DATA = 0 Forced PWM Mode MODE/DATA = 1 VIN = 5 V 50 40 10 10 1 10 100 0 0.01 1000 Forced PWM Mode MODE/DATA = 1 Power Save Mode MODE/DATA = 0 30 20 0.1 VIN = 5 V 60 20 0 0.01 VIN = 3.6 V VIN = 3.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com EFFICIENCY TPS62404 VOUT1 = 1.9V, DEF_1 = HIGH EFFICIENCY vs VIN 100 100 95 80 IOUT = 10 mA 90 70 VIN = 2.7 V 85 VIN = 2.7 V 60 Efficiency % Efficiency % MODE/DATA = 0 VOUT = 1.575 V VOUT1 = 1.9 V 90 VIN = 3.6 V 50 VIN = 3.6 V VIN = 5 V VIN = 5 V 40 30 Power Save Mode MODE/DATA = 0 20 Forced PWM Mode MODE/DATA = 1 80 IOUT = 1 mA IOUT = 200 mA 75 70 65 60 10 55 0 0.01 0.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 DC OUTPUT ACCURACY VOUT2 = 3.3V 3.400 DC OUTPUT ACCURACY VOUT2 = 1.8V 1.854 VOUT2 = 3.3V VOUT2 = 1.8 V MODE/DATA = low, PFM Mode, voltage positioning active 1.836 3.350 PWM Mode Operation PWM Mode Operation VIN = 4.2 V VIN = 3.6 V 3.300 VIN = 3.6 V VIN = 4.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com FOSC vs VIN Iq FOR ONE CONVERTER, NOT SWITCHING 24 2.5 2.45 23 2.4 85°C 22 2.3 Iddq - mA Fosc - MHz 2.35 -40°C 2.25 2.2 25°C 21 20 25°C -40°C 2.15 19 85°C 2.1 18 2.05 2 2.5 3 3.5 4 4.5 VIN - V 5.5 5 17 6 2.5 3 3.5 4 Figure 15. 5.5 6 5 5.5 6 RDSON PMOS vs VIN 42 0.55 40 0.5 0.45 38 85°C 0.4 RDSon - W Iddq - mA 5 Figure 16.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 LIGHT LOAD OUTPUT VOLTAGE RIPPLE IN POWER SAVE MODE RDSON NMOS vs VIN 0.3 Power Save Mode Mode/Data = low IOUT = 10mA RDSon - W 0.25 0.2 VOUT = 1.8V 20mV/Div 85°C 25°C Inductor current 100mA/Div 0.15 -40°C 0.1 0.05 2.5 3 3.5 4 4.5 VIN - V 5 5.5 6 Time base - 10 ms/Div Figure 19. Figure 20.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com FORCED PWM/PFM MODE TRANSITION Forced PWM Mode LOAD TRANSIENT RESPONSE PFM/PWM VOUT = 1.575V 50mV/Div MODE/DATA 1V/Div MODE/DATA = low Enable Power Save Mode Entering PFM Mode Voltage positioning active Voltage positioning in PFM Mode reduces voltage drop during load step VOUT 20mV/Div PWM Mode operation IOUT 200mA/Div IOUT1 = 360mA VOUT = 1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 STARTUP TIMING ONE CONVERTER TPS62401DEF1_PIN FUNCTION FOR OUTPUT VOLTAGE SELECTION VIN = 3.6V, MODE/DAT = low IOUT1 = 40mA DEF_1 pin 2V/Div EN1 / EN2 5V/Div VIN = 3.8V IOUT1 max = 400mA VOUT1 = 1.575V VOUT1 500mV/Div VOUT1 500mV/Div VOUT1 = 1.1V SW1 1V/Div Icoil 500mA/Div Icoil 500mA/Div Time base - 100 ms/Div Time base - 200 ms/Div Figure 27. Figure 28. TYPICAL OPERATION VIN = 3.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com TYPICAL OPERATION VIN = 3.6V, VOUT1 = 1.2V, VOUT2 = 1.2V VOUT1 CHANGE WITH EASYSCALE SW1 5V/Div MODE/DATA 2V/Div I coil1 200mA/Div SW2 5V/Div VOUT1 : 1.5V VOUT1 : 200mV/Div I coil2 200mA/Div VIN 3.6V, VOUT1 : 1.2V VOUT2 : 1.2V I OUT1 = I OUT2 = 200mA VIN 3.8V ACKN = off IOUT1 = 150mA REG_DEF_1_Low VOUT1: 1.1V Time base - 100 ns/Div Time base - 100 ms/Div Figure 31. Figure 32.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 Converter 2 In the adjustable output voltage version TPS62400, the converter 2 output voltage is set by an external resistor divider connected to ADJ2 Pin and uses an external feed forward capacitor of 33pF. In fixed output voltage version TPS62401, the default output voltage is fixed to 1.8V. In this case, the ADJ2 pin must be connected directly to the converter 2 output voltage VOUT2.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com At light loads, in which the converter operates in PFM Mode, the output voltage is regulated typically 1% higher than the nominal value. In case of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to –2% below the nominal value and enters PWM mode.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 With decreasing load current, the device automatically switches into pulse skipping operation in which the power stage operates intermittently based on load demand. By running cycles periodically the switching losses are minimized and the device runs with a minimum quiescent current, maintaining high efficiency.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com 180° OUT-OF-PHASE OPERATION In PWM Mode the converters operate with a 180° turn-on phase shift of the PMOS (high side) transistors. This prevents the high-side switches of both converters from being turned on simultaneously, and therefore smooths the input current. This feature reduces the surge current drawn from the supply.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 Table 1. Addressable Registers for default Fixed Output Voltage Options (PIN DEF_1 = digital input) DEVICE REGISTER TPS62401, TPS62402, TPS62403, TPS62404 DESCRIPTION DEF_1 PIN A1 A0 D4 D3 D2 D1 REG_DEF_1_High Converter 1 output voltage setting for DEF_1 = High condition. The content of the register is active with DEF1_ Pin high.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com The device enters forced PWM mode operation immediately whenever the MODE/DATA pin turns to high level. The device also stays in forced PWM mode during the entire protocol reception time. With a falling edge on the MODE/DATA pin the device starts bit decoding. If the MODE/DATA pin stays low for at least ttimeout, the device gets an internal timeout and Power Save Mode operation is enabled.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 tStart tStart Address Byte DATA Byte Mode, Static High or Low Mode, Static High or Low DATA IN DA7 0 DA0 0 D0 1 RFA 1 T EOS tvalACK ACKN tACKN Controller needs to Pullup Data Line via a resistor to detect ACKN DATA OUT Acknowledge true, Data Line pulled down by device Acknowledge false, no pull down Figure 37.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com Table 4. Selectable Output Voltages for Converter 1, With Pin DEF_1 as Digital Input (TPS62401) TPS62401 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW 24 TPS62401 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_HIGH D4 D3 D2 D1 D0 0 0.8 0.9 0 0 0 0 0 1 0.825 0.925 0 0 0 0 1 2 0.85 0.95 0 0 0 1 0 3 0.875 0.975 0 0 0 1 1 4 0.9 1.0 0 0 1 0 0 5 0.925 1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 Table 5. Selectable Output Voltages for Converter 1, With DEF1 Pin as Analog Input (Adjustable, TPS62400) 0 TPS62400 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW D4 D3 D2 D1 D0 VOUT1 Adjustable with Resistor Network on DEF_1 Pin (default TPS62400) 0 0 0 0 0 0.6V with DEF_1 connected to VOUT1 (default TPS62400) 1 0.825 0 0 0 0 1 2 0.85 0 0 0 1 0 3 0.875 0 0 0 1 1 4 0.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com Table 6. Selectable Output Voltages for Converter 2, (ADJ2 Connected to VOUT) OUTPUT VOLTAGE [V] FOR REGISTER REG_DEF_2 D4 D3 D2 D1 D0 VOUT2 Adjustable with resistor network and Cff on ADJ2 pin (default TPS62400) 0 0 0 0 0 0.85 0 0 0 0 1 2 0.9 0 0 0 1 0 3 0.95 0 0 0 1 1 4 1.0 0 0 1 0 0 5 1.05 0 0 1 0 1 6 1.1 0 0 1 1 0 7 1.15 0 0 1 1 1 8 1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 APPLICATION INFORMATION OUTPUT VOLTAGE SETTING Converter1 Adjustable Default Output Voltage Setting: TPS62400 The output voltage can be calculated to: V OUT + VREF R 1 ) 11 R 12 ǒ Ǔ with an internal reference voltage VREF typical 0.6V (4) To keep the operating current to a minimum, it is recommended to select R12 within a range of 180kΩ to 360kΩ. The sum of R12 and R11 should not exceed ~1MΩ.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com TPS62400 VIN 3.3 V – 6 V FB 1 VIN SW1 CIN 10 mF L1 2.2 mH VOUT1 = 1.5 V IOUT1 up to 400 mA R11 270 kW DEF_1 COUT1 22 mF R12 180 kW EN_1 L2 EN_2 VOUT2 = 2.85 V SW2 3.3 mH MODE/ DATA C ff2 R21 825 kW 33 pF ADJ2 COUT2 22 mF R22 220 kW GND IOUT2 up to 600 mA Figure 41. Typical Application Circuit 1.5V/2.85V Adjustable Outputs, low PFM Voltage Ripple Optimized TPS62400 VIN 3.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 TPS62401 VIN 2.5 V – 6 V FB 1 VIN 2.2 mH SW1 10 mF VOUT1 = 1.575 V 400 mA 22 mF DEF_1 EN_1 EN_2 2.2 mH SW2 MODE/ DATA VOUT2 = 1.8 V 600 mA 22 mF ADJ2 GND Figure 43. TPS62401 Fixed 1.575V/1.8V Outputs, low PFM Voltage Ripple Optimized TPS62401 VIN 2.5 V – 6 V VIN FB 1 2.2 mH 10 mF SW1 DEF_1 VOUT1 = 1.1 V 400 mA 22 mF EN_1 EN_2 2.2 mH SW2 MODE/ DATA VOUT2 = 1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com TPS62401 VIN 2.5 V – 6 V FB 1 VIN 2.2 mH SW1 10 mF VOUT1 = 1.575 V 400 mA 10 mF DEF_1 EN_1 EN_2 2.2 mH SW2 MODE/ DATA VOUT2 = 1.8 V 600 mA 10 mF ADJ2 GND Figure 45. TPS62401 Fixed 1.575V/1.8V Outputs TPS62401/03 VIN 2.5 V – 6 V VIN Processor FB 1 L1 SW 1 10 µF EN_1 Vout 1 400 mA: DEF _1 = 0: 1.575 V DEF _1 = 1: 1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 TPS62403 VIN 2.5 V – 6 V VIN FB 1 2.2 µH Vout 1 : 1.575 V 400 mA SW 1 10 m F 10 µF DEF _1 EN _1 3.3 µH EN _2 SW 2 MODE/ DATA ADJ 2 Vout 2: 2.8 V 600 mA 10 µF GND Figure 47. TPS62403 1.575V/2.8V Outputs OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR) The converters are designed to operate with a minimum inductance of 1.75mH and minimum capacitance of 6mF.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com Table 7. List of Inductors 3 DIMENSIONS [mm ] INDUCTOR TYPE SUPPLIER 3.2×2.6×1.0 MIPW3226 FDK 3×3×0.9 LPS3010 Coilcraft 2.8×2.6×1.0 VLF3010 TDK 2.8x2.6×1.4 VLF3014 TDK 3×3×1.4 LPS3015 Coilcraft 3.9×3.9×1.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 Connect the GND Pin of the device to the PowerPAD of the PCB and use this Pad as a star point. For each converter use a common Power GND node and a different node for the signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPAD (star point) underneath the IC.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 SLVS681E – JUNE 2006 – REVISED APRIL 2010 www.ti.com COUT1 CIN GND Pin connected with Power Pad COUT2 Figure 49.
TPS62400, TPS62401 TPS62402, TPS62403, TPS62404 www.ti.com SLVS681E – JUNE 2006 – REVISED APRIL 2010 REVISION HISTORY NOTE: Page numbers of current version may differ from previous versions. Changes from Revision D (June 2006) to Revision E Page • Added TPS62404 device ...................................................................................................................................................... 1 • Added TPS62404 device to Ordering Information table. ...........................
PACKAGE OPTION ADDENDUM www.ti.
PACKAGE OPTION ADDENDUM www.ti.com 10-Jun-2014 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
PACKAGE MATERIALS INFORMATION www.ti.com 7-Feb-2014 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS62400DRCR SON DRC 10 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS62400DRCR SON DRC 10 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS62400DRCT SON DRC 10 250 180.0 12.4 3.3 3.3 1.1 8.0 12.
PACKAGE MATERIALS INFORMATION www.ti.com 7-Feb-2014 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS62400DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS62400DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS62400DRCT SON DRC 10 250 210.0 185.0 35.0 TPS62400DRCT SON DRC 10 250 210.0 185.0 35.0 TPS62401DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS62401DRCR SON DRC 10 3000 367.0 367.0 35.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.