Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - DC/DC voltage regulator Holder VSON 10

www.ti.com

FEATURES DESCRIPTION

APPLICATIONS

OUT2

SW1

FB1

SW2

ADJ2

DEF_1

OUT2

10 μF

VIN2.5V – 6V

VIN

EN_1

EN_2

MODE/

DATA

TPS62410

GND

Upto800mA

R21

360kΩ

R22

180kΩ

=1.8V

2.2 μH

C =22 µF

ff2

33pF

upto800mA

R11

270kΩ

R12

180kΩ

OUT1

=1.5V

2.2 μH

OUT1

=22 µF

V =5V

V =3.6V

PowerSaveMode

MODE/DATA =0

ForcedPWMMode

MODE/DATA =1

100

Efficiency-%

0.01 0.1 1 10 100 1000

I -mA

OUT

V =3.3V

OUT

V =3.6V

V =5V

TPS62410

SLVS737 – FEBRUARY 2007

2.25MHz 2x800mA Dual Step Down Converter In Small 3x3mm QFN Package

• High Efficiency—up to 95%

The TPS62410 device is a synchronous dual

step-down DC-DC converter optimized for battery

• V

Range From 2.5 V to 6 V

powered portable applications. It provides two

• 2.25 MHz Fixed Frequency Operation

independent output voltage rails powered by 1-cell

• Output Current 2 x 800mA

Li-Ion or 3-cell NiMH/NiCD batteries. The device is

• Adjustable Output Voltage From 0.6 V to V

also suitable to operate from a standard 3.3V or 5V

voltage rail.

• EasyScale™ Optional One Pin Serial Interface

for Dynamic Output Voltage Adjustment

With an input voltage range of 2.5V to 6V, the

TPS62410 is ideal to power portable applications like

• Power Save Mode at Light Load Currents

smart phones, PDAs, and other portable equipment.

• 180 ° Out of Phase Operation

With the EasyScale™ serial interface the output

• Output Voltage Accuracy in PWM Mode ± 1%

voltages can be modified during operation. It

• Typical 32 µ A Quiescent Current for both

therefore supports Dynamic Voltage Scaling for low

Converters

power DSP and processors.

• 100% Duty Cycle for Lowest Dropout

The TPS62410 operates at 2.25MHz fixed switching

• Available in a 10-Pin QFN (3 × 3mm)

frequency and enter the Power Save Mode operation

at light load currents to maintain high efficiency over

the entire load current range. For low noise

applications the devices can be forced into fixed

• Cell Phones, Smart-phones

frequency PWM mode by pulling the MODE/DATA

• PDAs, Pocket PCs

pin high. In the shutdown mode, the current

• OMAP™ and Low Power DSP Supply

consumption is reduced to 1.2 µ A. The device allows

• Portable Media Players

the use of small inductors and capacitors to achieve

• Digital Radio

a small solution size.

• Digital Cameras

The TPS62410 is available in a 10-pin leadless

package (3 × 3mm QFN)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EasyScale, OMAP, PowerPAD are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (33 pages)

PAGE 1
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 2.25MHz 2x800mA Dual Step Down Converter In Small 3x3mm QFN Package FEATURES DESCRIPTION • • • • • • The TPS62410 device is a synchronous dual step-down DC-DC converter optimized for battery powered portable applications. It provides two independent output voltage rails powered by 1-cell Li-Ion or 3-cell NiMH/NiCD batteries. The device is also suitable to operate from a standard 3.3V or 5V voltage rail.
PAGE 2
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 ORDERING INFORMATION (1) TA PART NUMBER (1) –40°C to 85°C TPS62410 (1) DEFAULT OUTPUT VOLTAGE (2) OUT1 Adjustable OUT2 OUTPUT CURRENT 800mA 800mA QFN (1) PACKAGE ORDERING PACKAGE MARKING DRC TPS62410DRC CAT For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
PAGE 3
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 ELECTRICAL CHARACTERISTICS VIN = 3.6V, VOUT = 1.8V, EN = VIN, MODE = GND, L = 2.2µH, COUT = 20µF, TA = –40°C to 85°C typical values are at TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT SUPPLY CURRENT VIN Input voltage range IQ Operating quiescent current ISD Shutdown current VUVLO Undervoltage lockout threshold 6.0 V One converter, IOUT = 0mA. PFM mode enabled (Mode = 0) device not switching, EN1 = 1 OR EN2 = 1 2.
PAGE 4
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 ELECTRICAL CHARACTERISTICS (continued) VIN = 3.6V, VOUT = 1.8V, EN = VIN, MODE = GND, L = 2.2µH, COUT = 20µF, TA = –40°C to 85°C typical values are at TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 280 620 mΩ 1 µA 200 450 mΩ 6 7.5 µA 1.2 1.38 A POWER SWITCH RDS(ON) P-Channel MOSFET On-resistance, VIN = VGS = 3.6V Converter 1,2 ILK_PMOS P-Channel leakage current VDS = 6.
PAGE 5
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 DEVICE INFORMATION PIN ASSIGNMENTS ADJ2 1 MODE/DATA 2 VIN 3 FB1 4 DEF_1 5 D PA r e w Po 10 SW2 9 EN2 8 GND 7 EN1 6 SW1 Top view DRC package TERMINAL FUNCTIONS TERMINAL NAME NO. (QFN) I/O DESCRIPTION ADJ2 1 I Input to adjust output voltage of converter 2. In adjustable version (TPS62410) connect a external resistor divider between VOUT2, this pin and GND to set output voltage between 0.6V and VIN.
PAGE 6
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 FUNCTIONAL BLOCK DIAGRAM VIN PMOS Current Limit Comparator Converter 1 VIN FB_VOUT Thermal Shutdown Softstart VREF +1% Skip Comp. EN1 FB_VOUT VREF- 1% Ext. res. network DEF1 Skip Comp. Low VREF Control Stage Error Amp. Internal FB VOUT1 compensated Int. Resistor Network PWM Comp. Cff 25pF SW1 MODE Register RI 1 Sawtooth Generator DEF1_High RI3 RI..
PAGE 7
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 PARAMETER MEASUREMENT INFORMATION TPS62410 VIN 2.5 V - 6 V FB 1 VIN SW1 CIN 10 mF L1 VOUT1 2.2 mH LPS4018 R11 COUT1 2x10 mF GRM21BR61A106K DEF_1 R12 EN_1 L2 VOUT2 SW2 EN_2 2.2 mH LPS4018 MODE/ DATA R21 ADJ2 Cff2 33 pF COUT2 2x10 mF GRM21BR61A106K R22 GND TYPICAL CHARACTERISTICS TABLE OF GRAPHS FIGURE NO. Efficiency VOUT1 = 1.2V 1 Efficiency VOUT1 = 1.5V 2 Efficiency VOUT2 = 1.8V 3 Efficiency VOUT2 = 3.
PAGE 8
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 TYPICAL CHARACTERISTICS (continued) FIGURE NO. Soft Start 26 EasyScale Protocol Overview 27 EasyScale Protocol Without Acknowledge 28 EasyScale Protocol Including Acknowledge 29 EasyScale – Bit Coding 30 MODE/DATA PIN: Mode Selection 31 MODE/DATA Pin: Power Save Mode / Interface Communication 32 Typical Application Circuit 1.5V / 2.85V Adjustable Outputs 33,34 Layout Diagram 35 PCB Layout 36 EFFICIENCY VOUT = 1.2V 100 100 VOUT = 1.
PAGE 9
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 EFFICIENCY vs VIN , VOUT = 1.575V EFFICIENCY vs VIN, VOUT = 3.3V 100 100 MODE/DATA = 0 VOUT = 1.575 V 95 IOUT = 100 mA IOUT = 200 mA 90 90 IOUT = 10 mA 85 80 Efficiency Efficiency MODE/DATA = 0 VOUT = 3.3 V IOUT = 10 mA IOUT = 1 mA 75 70 IOUT = 1 mA 80 70 65 60 60 55 50 2 3 4 5 50 6 3 VIN - V 4 5 6 VIN - V Figure 5. Figure 6. DC OUTPUT ACCURACY VOUT1 = 1.5V DC OUTPUT ACCURACY VOUT2 = 3.3V 3.400 1.575 VOUT = 1.5 V VOUT = 3.
PAGE 10
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 FOSC vs VIN Iq FOR ONE CONVERTER, NOT SWITCHING 24 2.5 2.45 23 2.4 85°C 22 Iddq - mA Fosc - MHz 2.35 2.3 -40°C 2.25 2.2 25°C 21 20 25°C -40°C 2.15 85°C 19 2.1 18 2.05 2 2.5 3 3.5 4 4.5 VIN - V 5 17 2.5 6 5.5 3 3.5 4 4.5 5 5.5 6 5 5.5 6 VIN - V Figure 9. Figure 10. Iq FOR BOTH CONVERTERS, NOT SWITCHING RDSON PMOS vs VIN 0.55 42 0.5 40 0.45 38 RDSon - W Iddq - mA 85°C 36 25°C 34 0.4 85°C 0.35 25°C 0.3 32 0.
PAGE 11
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 LIGHT LOAD OUTPUT VOLTAGE RIPPLE IN POWER SAVE MODE RDSON NMOS vs VIN 0.3 Power Save Mode Mode/Data = low IOUT = 10mA 0.25 RDSon - W 85°C VOUT = 1.8V 20mV/Div 0.2 25°C -40°C Inductor current 100mA/Div 0.15 0.1 0.05 2.5 3 3.5 4 4.5 5 5.5 6 VIN - V Time base - 10 ms/Div Figure 13. Figure 14. OUTPUT VOLTAGE RIPPLE IN FORCED PWM MODE OUTPUT VOLTAGE RIPPLE IN PWM MODE Mode/Data = high, forced PWM MODE operation PWM MODE OPERATION VOUT = 1.
PAGE 12
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 FORCED PWM/PFM MODE TRANSITION Forced PWM Mode MODE/DATA 1V/Div LOAD TRANSIENT RESPONSE PFM/PWM VOUT = 1.575V 50mV/Div MODE/DATA = low Enable Power Save Mode Entering PFM Mode Voltage positioning active Voltage positioning in PFM Mode reduces voltage drop during load step PWM Mode operation IOUT1 = 540mA VOUT 20mV/Div VOUT = 1.8V IOUT = 20mA IOUT 200mA/Div IOUT= 60mA Time base - 20 ms/Div Time base - 100 ms/Div Figure 17. Figure 18.
PAGE 13
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 TYPICAL OPERATION VIN = 3.6V, VOUT1 = 1.575V, VOUT2 = 1.8V STARTUP TIMING ONE CONVERTER EN1 / EN2 5V/Div SW1 5V/Div VIN = 3.8V IOUT1 max = 400mA I coil1 200mA/Div VOUT1 500mV/Div SW2 5V/Div SW1 1V/Div Icoil2 200mA/Div Icoil 500mA/Div VIN 3.6V, VOUT1: 1.575V VOUT2: 1.8V I OUT1 = IOUT2 = 200mA Time base - 100 ns/Div Time base - 200 ms/Div Figure 21. Figure 22. TYPICAL OPERATION VIN = 3.6V, VOUT1 = 1.8V, VOUT2 = 3.0V TYPICAL OPERATION VIN = 3.
PAGE 14
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 DETAILED DESCRIPTION (continued) Frequency Modulation). During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors.
PAGE 15
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 DETAILED DESCRIPTION (continued) Hereupon the device starts switching again. The Power Save Mode is exited and PWM Mode entered in case the output current exceeds the current IOUT_PFM_leave, or if the output voltage falls below a second comparator threshold, called skip comparator low (Skip Comp Low) threshold. This skip comparator low threshold is set to –2% below nominal Vout, and enables a fast transition from Power Save Mode to PWM Mode during a load step.
PAGE 16
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 DETAILED DESCRIPTION (continued) 100% Duty Cycle Low Dropout Operation The converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range; i.e.
PAGE 17
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 DETAILED DESCRIPTION (continued) DEF_1 PIN FUNCTION The DEF_1 pin is dedicated to converter 1 and works as an analog input for adjustable output voltage setting. Connecting an external resistor network to this pin adjusts the default output voltage to any value starting from 0.6V to VIN. 180° OUT OF PHASE OPERATION In PWM Mode the converters operate with a 180° turn-on phase shift of the PMOS (high side) transistors.
PAGE 18
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 DETAILED DESCRIPTION (continued) The Interface is activated if at least one of the converters is enabled (EN1 or EN2 is high). After the Startup-time tStart (170µs) the interface is ready for data reception. Table 1.
PAGE 19
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 A protocol which is sent within this time will be ignored, because the falling edge for the Mode change will be first interpreted as start of the first bit. In this case it is recommended to send first the protocol and change at the end of the protocol to Power Save Mode. DATA IN Start Start Device Address DA7 DA6 DA5 DA4 0 1 0 0 DATABYTE DA3 DA2 DA1 1 1 1 DA0 EOS Start RFA 0 A1 A0 D4 D3 D2 D1 D0 EOS DATA OUT ACK Figure 27.
PAGE 20
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 tStart tStart Address Byte DATA Byte Mode, Static High or Low Mode, Static High or Low DATA IN DA7 0 DA0 0 D0 1 RFA 1 T EOS tvalACK Controller needs to Pullup Data Line via a resistor to detect ACKN DATA OUT ACKN tACKN Acknowledge true, Data Line pulled down by device Acknowledge false, no pull down Figure 29. Easy Scale Protocol Including Acknowledge tLow tHigh Low Bit (Logic 0) tLOW tHigh High Bit (Logic 1) Figure 30.
PAGE 21
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 Table 3. Selectable Output Voltages for Converter 1, With DEF1 Pin as Analog Input (TPS62410) TPS62410 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW D4 D3 D2 D1 D0 VOUT1 Adjustable Output With Resistor Network on DEF_1 Pin 0 0 0 0 0 0.825 0 0 0 0 1 2 0.85 0 0 0 1 0 3 0.875 0 0 0 1 1 4 0.9 0 0 1 0 0 5 0.925 0 0 1 0 1 6 0.95 0 0 1 1 0 7 0.975 0 0 1 1 1 8 1.0 0 1 0 0 0 0 0.
PAGE 22
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 Table 4. Selectable Output Voltages for Converter 2, (ADJ2 Connected to VOUT) OUTPUT VOLTAGE [V] FOR REGISTER REG_DEF_2 D4 D3 D2 D1 D0 VOUT2 Adjustable Output With Resistor Network on ADJ2 0 0 0 0 0 0.85 0 0 0 0 1 2 0.9 0 0 0 1 0 3 0.95 0 0 0 1 1 4 1.0 0 0 1 0 0 5 1.05 0 0 1 0 1 6 1.1 0 0 1 1 0 7 1.15 0 0 1 1 1 8 1.2 0 1 0 0 0 0 0.6V with ADJ2 Pin connected to VOUT2 1 22 9 1.
PAGE 23
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 APPLICATION INFORMATION OUTPUT VOLTAGE SETTING Converter1 Adjustable Default Output Voltage Setting The output voltage can be calculated to: ǒ R 1 ) 11 R 12 V OUT + VREF Ǔ with an internal reference voltage VREF typical 0.6V (4) To keep the operating current to a minimum, it is recommended to select R12 within a range of 180kΩ to 360kΩ. The sum of R12 and R11 should not exceed ~1MΩ. For higher output voltages than 3.
PAGE 24
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 APPLICATION INFORMATION (continued) TPS62410 VIN 3.3 V – 6 V FB 1 VIN L1 SW1 CIN 10 mF 2.2 mH DEF_1 COUT1 = 10 mF R12 180 kW EN_1 EN_2 R11 270 kW VOUT1 = 1.5 V up to 800 mA L2 SW2 3.3 mH MODE/ DATA ADJ2 GND R21 Cff2 825 kW 33 pF VOUT2 = 2.85 V up to 800 mA COUT2 = 10 mF R22 220 kW Figure 34. Typical Application Circuit 1.5V/2.
PAGE 25
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 APPLICATION INFORMATION (continued) Refer to Table 5 and the typical applications for possible inductors. Table 5. List of Inductors DIMENSIONS [mm3] INDUCTOR TYPE SUPPLIER 2.8x2.6×1.4 VLF3014 TDK 3×3×1.4 LPS3015 Coilcraft 3.9×3.9×1.
PAGE 26
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 Connect the GND Pin of the device to the PowerPAD of the PCB and use this Pad as a star point. For each converter use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPAD (star point) underneath the IC.
PAGE 27
TPS62410 www.ti.com SLVS737 – FEBRUARY 2007 COUT1 CIN GND Pin connected with Power Pad COUT2 Figure 36.
PAGE 28
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS62410DRCR SON DRC 10 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS62410DRCR SON DRC 10 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS62410DRCT SON DRC 10 250 180.0 12.4 3.3 3.3 1.1 8.0 12.
PAGE 29
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS62410DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS62410DRCR SON DRC 10 3000 367.0 367.0 35.0 TPS62410DRCT SON DRC 10 250 210.0 185.0 35.0 TPS62410DRCT SON DRC 10 250 210.0 185.0 35.
PAGE 30
PAGE 31
PAGE 32
PAGE 33
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.