TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 DUAL-OUTPUT, LOW DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS FEATURES 1 • Dual Output Voltages for Split-Supply Applications • Independent Enable Functions (See Part Number TPS707xx for Sequenced Outputs) • Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2 • Voltage Options: 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 TPS70851PWP VIN1 5V 0.1 mF VIN2 0.1 mF EN1 >2 V <0.7 V <0.7 V MR 250 kW PG1 MR 250 kW >2 V <0.7 V 250 kW RESET EN1 EN2 >2 V 10 mF VSENSE1 PG1 EN2 PG2 I/O 3.3 V VOUT1 RESET PG2 VSENSE2 VOUT2 1.8 V 10 mF Core DESCRIPTION (CONTINUED) The TPS708xx family of voltage regulators offers very low dropout voltage and dual outputs.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 DISSIPATION RATINGS PACKAGE AIR FLOW (CFM) TA ≤ +25°C DERATING FACTOR TA = +70°C TA = +85°C 0 3.067 W 30.67 mW/°C 1.687 W 1.227 W 250 4.115 W 41.15 mW/°C 2.265 W 1.646 W PWP (1) (1) This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on a 4-in by 4-in ground layer.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 ELECTRICAL CHARACTERISTICS Over recommended operating junction temperature range (TJ = –40°C to +125°C), VIN1 or VIN2 = VOUT(nom) + 1 V, IO = 1 mA, EN = 0 V, and COUT = 33 µF (unless otherwise noted). PARAMETER Reference voltage 1.2 V Output Output voltage VO 1.5 V Output (1), (2) 1.8 V Output 2.5 V Output 3.3 V Output TEST CONDITIONS 2.7 V < VIN < 6 V, TJ = +25°C FB connected to VO 2.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 ELECTRICAL CHARACTERISTICS (continued) Over recommended operating junction temperature range (TJ = –40°C to +125°C), VIN1 or VIN2 = VOUT(nom) + 1 V, IO = 1 mA, EN = 0 V, and COUT = 33 µF (unless otherwise noted). PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 1.0 1.3 95 98 %VOUT 0.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 DEVICE INFORMATION Fixed Voltage Version VIN1 (2 Pins) VOUT1 (2 Pins) 2.5 V UVLO Comp 10 kW Current Sense + (see Note A) + GND VSENSE1 ENA_1 Reference Thermal Shutdown ENA_1 Vref FB1 Vref PG1 VSENSE1 - 0.95 x Vref + Rising Edge Deglitch VIN1 PG1 Comp MR RESET Falling Edge Delay ENA_1 EN1 PG2 Comp VSENSE2 - 0.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 Adjustable Voltage Version VIN1 (2 Pins) VOUT1 (2 Pins) 2.5 V UVLO Comp Current Sense (see Note A) + GND FB1 ENA_1 + Reference Thermal Shutdown ENA_1 Vref Vref PG1 FB1 - 0.95 x Vref + Rising Edge Deglitch VIN1 PG1 Comp MR RESET Falling Edge Delay ENA_1 EN1 PG2 Comp FB2 - 0.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 RESET Timing Diagram VIN1 VUVLO VUVLO VRES t VRES (see Note A) MR Input t RESET Output 120 ms Delay Output Undefined 120 ms Delay Output Undefined t NOTE A: VRES is the minimum input voltage for a valid RESET. The symbol VRES is not currently listed within EIA or JEDEC standards for semiconductor symbology.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 PG2 Timing Diagram (assuming VIN1 already powered up) VIN2 t VOUT2 VIT+ (see Note A) Threshold Voltage VIT(see Note A) t PG2 Output t NOTE A: VIT- trip voltage is typically 5% lower than the output voltage (95%VO). VIT- to VIT+ is the hysteresis voltage. TERMINAL FUNCTIONS TERMINAL NAME NO.
www.ti.com TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 Detailed Description The TPS708xx low dropout regulator family provides dual regulated output voltages with independent enable functions. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 FB1 and FB2 FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize or avoid noise pickup.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 TPS70845 OUTPUT VOLTAGE vs OUTPUT CURRENT TPS70851 OUTPUT VOLTAGE vs JUNCTION TEMPERATURE 1.201 3.35 VIN2 = 2.7 V 3.33 VOUT2 VO - Output Voltage - V VO - Output Voltage - V 1.200 1.199 1.198 1.197 IO = 250 mA 3.31 3.29 IO = 1 mA 3.27 3.25 1.196 3.23 -40 -25 -10 5 20 35 50 65 80 95 110 125 TJ - Junction Temperature - °C 1.195 0 0.025 0.05 0.075 0.1 0.125 IO - Output Current - A 1.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 TPS70851 POWER-SUPPLY REJECTION RATIO vs FREQUENCY TPS70851 POWER-SUPPLY REJECTION RATIO vs FREQUENCY 10 CO = 22 mF -20 VOUT1 -30 -40 -50 -60 -70 -80 -90 IO = 250 mA 0 CO = 22 mF VOUT1 -10 -20 -30 -40 -50 -60 -70 -80 -90 10 -10 PSRR - Power Supply Rejection Ratio - dB PSRR - Power Supply Rejection Ratio - dB IO = 10 mA 100 1k 10 k f - Frequency - Hz 100 k 1M 1k 10 k 100 k Figure 7.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY 10 10 VIN1 = 4.3 V Output Spectral Noise Density - mV/ÖHz VIN1 = 4.3 V Output Spectral Noise Density - mV/ÖHz VOUT1 = 3.3 V IO = 10 mA 1 0.1 0.01 100 1 0.1 0.01 100 1k 10 k f - Frequency - Hz Figure 11. Figure 12.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 OUTPUT IMPEDANCE vs FREQUENCY OUTPUT IMPEDANCE vs FREQUENCY 100 10 CO = 33 mF CO = 33 mF IO = 10 mA IO = 250 mA VOUT1 = 3.3 V ZO - Output Impedance - W VOUT1 = 3.3 V ZO - Output Impedance - W TJ = +25°C 1 0.1 0.01 1 0.1 0.01 10 100 1k 10 k 100 k 1M TJ = +25°C 10 10 M 10 Figure 16.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 TPS70851 DROPOUT VOLTAGE vs TEMPERATURE TPS70851 DROPOUT VOLTAGE vs TEMPERATURE 120 6 CO = 33 mF VIN1 = 3.2 V 5 IO = 10 mA IO = 250 mA Dropout Voltage - mV Dropout Voltage - mV 100 CO = 33 mF VIN1 = 3.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 VOUT1 = 3.3 V 0 DVO - Change in 20 0 -20 -40 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 20 0 -20 -40 -60 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 Figure 24. LINE TRANSIENT RESPONSE LINE TRANSIENT RESPONSE VI - Input Voltage - V Figure 23. 50 0 IO = 250 mA CO = 33 mF VOUT1 20 VOUT2 = 1.8 V 0 T - Time - ms 4.3 0 TJ = +25°C T - Time - ms 5.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 VOUT2 - Output Voltage VO = 3.3 V 3 CO = 33 mF IO = 250 mA 2 VOUT2 = Standby 1 0 5 0 0 0.2 0.4 0.6 OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP) 0.8 1.0 1.2 1.4 1.6 1.8 2.0 Enable Voltage (EN2) - V Enable Voltage (EN1) - V VOUT1 - Output Voltage OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP) VO = 1.5 V CO = 33 mF 3 IO = 125 mA VOUT1 = Standby 2 1 0 5 0 0 0.2 0.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE(1) vs OUTPUT CURRENT TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE(1) vs OUTPUT CURRENT 10 10 TJ = +25°C 1 0.1 50 mW REGION OF INSTABILITY 0.01 REGION OF INSTABILITY VO = 3.3 V CO = 6.8 mF TJ = +25°C 1 250 mW REGION OF INSTABILITY 0.1 0 50 100 150 200 50 100 150 200 IO - Output Current - mA Figure 30. Figure 31.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 APPLICATION INFORMATION TPS708xxPWP (Fixed Output Option) Sequencing Timing Diagrams This section provides a number of timing diagrams showing how this device functions in different configurations. VIN VIN1 0.1 mF VSENSE1 Application condition: VIN1 and VIN2 are tied to the same fixed input voltage greater than VUVLO. PG2 is tied to MR.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 Application condition: VIN1 and VIN2 are tied to the same fixed input voltage greater than VUVLO. MR is initially logic high but is eventually toggled. EN1 and EN2 are initially high; therefore, both regulators are off, and PG1 and PG2 are at logic low. Since VIN1 is greater than VUVLO and MR is at logic high, RESET is also at logic high. When EN2 is taken to logic low, VOUT2 turns on.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 Application condition: VIN1 and VIN2 are tied to same fixed input voltage greater than VUVLO. PG1 is tied to MR. EN1 and EN2 are initially high; therefore, both regulators are off, and PG1 (tied to MR) and PG2 are at logic low. Since MR is at logic low, RESET is also at logic low. When EN2 is taken to logic low, VOUT2 turns on. Later, when EN1 is taken to logic low, VOUT1 turns on.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 APPLICATION INFORMATION Input Capacitor For a typical application, an input bypass capacitor (0.1 µF to 1 µF) is recommended. This capacitor will filter any high frequency noise generated in the line. For fast transient conditions where droop at the input of the LDO may occur because of high inrush current, it is recommended to place a larger capacitor at the input as well.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 ESR and Transient Response LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while the LDO amplifier is responding. In most applications, one capacitor is used to support both functions. Besides its capacitance, every capacitor also contains parasitic impedances.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 IOUT VOUT 1 2 3 ESR 1 ESR 2 ESR 3 t1 t2 Figure 39. Correlation of Different ESRs and Their Influence on the Regulation of VO at a Load Step from Low-to-High Output Current Figure 39 also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.
TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 www.ti.com SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 Programming the TPS70802 Adjustable LDO Regulator The output voltage of the TPS70802 adjustable regulators is programmed using external resistor dividers as shown in Figure 40. Resistors R1 and R2 should be chosen for approximately a 50-µA divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power.
www.ti.com TPS70845, TPS70848 TPS70851, TPS70858 TPS70802 SLVS301D – JUNE 2000 – REVISED DECEMBER 2007 Power Dissipation and Junction Temperature Specified regulator operation is assured to a junction temperature of +125°C; the maximum junction temperature should be restricted to +125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application.
PACKAGE OPTION ADDENDUM www.ti.
PACKAGE OPTION ADDENDUM www.ti.com 30-Jul-2011 Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TPS70851PWPR Package Package Pins Type Drawing SPQ HTSSOP 2000 PWP 20 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 16.4 Pack Materials-Page 1 6.95 B0 (mm) K0 (mm) P1 (mm) 7.1 1.6 8.0 W Pin1 (mm) Quadrant 16.
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS70851PWPR HTSSOP PWP 20 2000 367.0 367.0 38.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.