Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positive, fixed or adjustable VQFN 20 (5x5)

OUT

SNS

OUT

1.5 V

GND

1.2 V = 0.5 V

+ 100 mV

+ 200 mV

+ 400 mV

ref

TPS7A7200

1.6V

800mV400mV200mV

100mV

50mV

Optional

1.5V to 1.0V1.5V to 1.2V

1.8V to 1.5V

2.5V to 1.8V

3.0V to 2.5V

3.3V to 3.0V

5.5V to 5.0V

Time (100µs/div)

Output Voltage (V)

Output Current (A)

Output Current

Output Current Slew Rate: 1A/µs

G311

TPS7A7200

www.ti.com

SBVS136E –MARCH 2012–REVISED SEPTEMBER 2013

2-A, Fast-Transient, Low-Dropout Voltage Regulator

Check for Samples: TPS7A7200

FEATURES

DESCRIPTION

234

• Low Dropout Voltage: 180 mV at 2 A

The TPS7A7200 low-dropout (LDO) voltage regulator

• V

Range: 1.5 V to 6.5 V

is designed for applications seeking very-low dropout

capability (180 mV at 2 A) with an input voltage from

• Configurable Fixed V

OUT

Range: 0.9 V to 3.5 V

1.5 V to 6.5 V. The TPS7A7200 offers an innovative,

Adjustable V

OUT

Range: 0.9 V to 5.0 V

user-configurable, output-voltage setting from 0.9 V to

• Very Good Load and Line Transient Response

3.5 V, eliminating external resistors and any

• Stable with Ceramic Output Capacitor

associated error.

• 1.5% Accuracy over Line, Load, and

The TPS7A7200 has very fast load-transient

Temperature

response, is stable with ceramic output capacitors,

• Programmable Softstart

and supports a better than 2% accuracy over line,

load, and temperature. A soft-start pin allows for an

• Power Good (PG) Output

application to reduce inrush into the load.

• 3-mm × 3-mm QFN-16 and 5-mm × 5-mm QFN-

Additionally, an open-drain, power-good signal allows

20 Packages

for sequencing power rails.

The TPS7A7200 is available in 3-mm × 3-mm,

APPLICATIONS

16-pin QFN and 5-mm × 5-mm, 20-pin QFN

• Wireless Infrastructure: SerDes, FPGA, DSP™

packages.

• RF Components: VCO, ADC, DAC, LVDS

• Set-Top Boxes: Amplifier, ADC, DAC, FPGA,

DSP

• Wireless LAN, Bluetooth

• PCs and Printers

• Audio and Visual

Load Transient Response with

Seven Different Results:

1.5 V

to 1.0 V

OUT

, 1.5 V

to 1.2 V

OUT

1.8 V

to 1.5 V

OUT

, 2.5 V

to 1.8 V

OUT

3.0 V

to 2.5 V

OUT

, 3.3 V

to 3.0 V

OUT

and 5.5 V

to 5.0 V

OUT

Typical Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2DSP is a trademark of Texas Instruments.

3Bluetooth is a registered trademark of Bluetooth SIG, Inc.

4All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (32 pages)

PAGE 1
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 2-A, Fast-Transient, Low-Dropout Voltage Regulator Check for Samples: TPS7A7200 FEATURES 1 • • • • • • Wireless Infrastructure: SerDes, FPGA, DSP™ RF Components: VCO, ADC, DAC, LVDS Set-Top Boxes: Amplifier, ADC, DAC, FPGA, DSP Wireless LAN, Bluetooth® PCs and Printers Audio and Visual 1.
PAGE 2
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 THERMAL INFORMATION TPS7A7200 (3) THERMAL METRIC (1) (2) Junction-to-ambient thermal resistance (4) θJA (5) RGW (QFN) RGT (QFN) 20 PINS 16 PINS 35.7 44.6 θJCtop Junction-to-case (top) thermal resistance 33.6 54.3 θJB Junction-to-board thermal resistance (6) 15.2 17.2 ψJT Junction-to-top characterization parameter (7) 0.4 1.1 ψJB Junction-to-board characterization parameter (8) 15.4 17.
PAGE 4
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com ELECTRICAL CHARACTERISTICS Over operating temperature range (TJ = –40°C to +125°C), 1.425 V ≤ VIN ≤ 6.5 V, VIN ≥ VOUT(TARGET) + 0.3 V or VIN ≥ VOUT(TARGET) + 0.5 V (1) (2), OUT connected to 50 Ω to GND (3),VEN = 1.1 V, COUT = 10 μF, CSS = 10 nF, CFF = 0 pF (RGW package), CFF = 220 pF (RGT package) (4), and PG pin pulled up to VIN with 100 kΩ, 27 kΩ ≤ R2 ≤ 33 kΩ for adjustable configuration (5), unless otherwise noted.
PAGE 5
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 FUNCTIONAL BLOCK DIAGRAM Current Limit IN Charge Pump SS CSS UVLO 0.5-V Reference OUT Thermal Protection PG 700-µs Delay 1.2-V Reference 70 kΩ Optional 0.45 V 50 kΩ 50 kΩ SNS 32R FB Hysteresis EN 320R GND 50mV 160R 80R 40R 20R 100mV 200mV 400mV 800mV 10R 1.6V NOTE: 320R = 1.024 MΩ (that is, 1R = 3.2 kΩ). Figure 1.
PAGE 6
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com PIN CONFIGURATIONS OUT GND IN IN 18 17 16 IN 13 19 IN 14 OUT OUT 15 RGW PACKAGE 5-mm × 5-mm QFN-20 (TOP VIEW) 20 OUT 16 RGT PACKAGE 3-mm × 3-mm QFN-16 (TOP VIEW) SNS 1 12 EN OUT 1 15 IN FB 2 11 SS SNS 2 14 EN PG 3 10 1.6V FB 3 13 SS 50mV 4 9 800mV PG 4 12 NC 50mV 5 11 1.
PAGE 7
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 TYPICAL CHARACTERISTICS At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted. LOAD REGULATION (0.9 V, Adjustable) − 40°C 0°C 25°C 85°C 105°C 125°C Output Voltage (V) 0.918 0.909 LOAD REGULATION (5.0 V, Adjustable) 5.15 Y−axis scale is 1%Vout/div Y−axis scale is 1%Vout/div 5.
PAGE 8
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted. LINE REGULATION (0.9 V, Adjustable) 0.927 0.909 Y−axis scale is 1%Vout/div Y−axis scale is 1%Vout/div 5.1 Output Voltage (V) Output Voltage (V) 5.15 − 40°C 0°C 25°C 85°C 105°C 125°C 0.
PAGE 9
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted. GND PIN CURRENT vs OUTPUT CURRENT − 40°C 0°C 25°C 85°C 105°C 125°C Ground Current (mA) 4 3 GND PIN CURRENT vs INPUT VOLTAGE 5 VIN = 1.8 V VOUT(TARGET) = 1.
PAGE 10
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted. NOISE SPECTRAL DENSITY BY EXTERNAL CAPACITORS Output Spectral Noise Density (µV/ Hz) Output Spectral Noise Density (µV/ Hz) NOISE SPECTRAL DENSITY BY OUTPUT VOLTAGE 10 VOUT(TARGET) = 0.9 V VOUT(TARGET) = 1.
PAGE 11
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted. 1.2 6 4 Output Voltage 1.1 2 Output Current Slew Rate: 1A/µs VOUT(TARGET)=3.3V 400mV, 800mV, 1.6V pins to GND 50mV, 100mV, 200mV pins open 3.4 3.3 Output Voltage 3.
PAGE 12
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted. EN PULSE ON RESPONSE (Over Stable VIN) 5 5 4.5 4.5 VOUT VIN 4 VIN 4 3.5 3 Voltage (V) 3.5 Voltage (V) EN PULSE OFF RESPONSE (Over Stable VIN) VEN 2.5 2 1.5 0.
PAGE 13
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 APPLICATION INFORMATION OVERVIEW The TPS7A7200 belongs to a family of new-generation LDO regulators that uses innovative circuitry to offer very-low dropout voltage along with the flexibility of a programmable output voltage. The dropout voltage for this LDO regulator family is 0.18 V at 2 A. This voltage is ideal for making the TPS7A7200 into a point-of-load (POL) regulator because 0.
PAGE 14
TPS7A7200 IN IN GND OUT OUT IN www.ti.com IN OUT GND OUT SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 OUT IN OUT IN SNS EN SNS EN FB SS FB SS PG NC PG NC CFF CFF Thermal Pad Thermal Pad 1.6V Optional 800mV GND 400mV 200mV 100mV 400mV 1.6V 50mV Optional 800mV GND 200mV 100mV 50mV VIN VIN FB FB OUT OUT SNS SNS 0.5 V 0.5 V 3.2R 3.2R CFF CFF FB FB 32R 16R 8R 4R 2R 1R 32R 16R 8R 4R 2R 1R 50mV 100mV 200mV 400mV 800mV 1.
PAGE 15
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 See Table 1 for a full list of target output voltages and corresponding pin settings. The voltage setting pins have a binary weight; therefore, the output voltage can be programmed to any value from 0.9 V to 3.5 V in 50-mV steps. Figure 12 and Figure 13 shows this output voltage programming performance. NOTE Any output voltage setting that is not listed in Table 1 is not covered in the Electrical Characteristics.
PAGE 16
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com TRADITIONAL ADJUSTABLE CONFIGURATION For any output voltage target that is not supported in the USER-CONFIGURABLE OUTPUT VOLTAGE section, a traditional adjustable configuration with external-feedback resistors can be used with the TPS7A7200. Figure 40 shows how to configure the TPS7A7200 as an adjustable regulator with an equation and Table 2 lists recommended pairs of feedback resistor values.
PAGE 17
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 DROPOUT VOLTAGE The TPS7A7200 maintains its output voltage regulation with a dropout voltage (VIN – VOUT) greater than 0.18 V under the test conditions specified in the Electrical Characteristics. In most power distribution tree (system) designs, the TPS7A7200 can be used with a 0.3-V difference in the common voltage rails (for example, from 3.3 VIN to 3.0 VOUT, from 1.8 VIN to 1.5 VOUT, or from 1.5 VIN to 1.2 VIN).
PAGE 18
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com Powering on the device with the enable pin, or increasing the input voltage above the minimum operating voltage while a low-impedance short exists on the output of the device, may result in a sequence of high-current pulses from the input to the output of the device. The energy consumed by the device is minimal during these events; therefore, there is no failure risk.
PAGE 19
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 On the QFN (RGW or RGT) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat.
PAGE 20
TPS7A7200 SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 www.ti.com TT on top of IC TB on PCB 1mm (a) Example RGW (QFN) Package Measurement Figure 42. Measuring Points for TT and TB By looking at Figure 43, the new thermal metrics (ΨJT and ΨJB) have very little dependency on board size. That is, using ΨJT or ΨJB with Equation 3 is a good way to estimate TJ by simply measuring TT or TB, regardless of the application board size.
PAGE 21
TPS7A7200 www.ti.com SBVS136E – MARCH 2012 – REVISED SEPTEMBER 2013 REVISION HISTORY NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision D (January 2013) to Revision E • Page Added new paragraph to Current Limit section ..................................................................................................................
PAGE 22
PACKAGE OPTION ADDENDUM www.ti.
PAGE 23
PACKAGE OPTION ADDENDUM www.ti.com 27-Aug-2013 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 27-Aug-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TPS7A7200RGTR Package Package Pins Type Drawing QFN RGT 16 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS7A7200RGTT QFN RGT 16 250 180.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 TPS7A7200RGWR VQFN RGW 20 3000 330.0 12.4 5.3 5.3 1.5 8.0 12.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 27-Aug-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS7A7200RGTR QFN RGT 16 3000 367.0 367.0 35.0 TPS7A7200RGTT QFN RGT 16 250 210.0 185.0 35.0 TPS7A7200RGWR VQFN RGW 20 3000 367.0 367.0 35.0 TPS7A7200RGWT VQFN RGW 20 250 210.0 185.0 35.
PAGE 26
PAGE 27
PAGE 28
PAGE 29
PAGE 30
PAGE 31
PAGE 32
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.