User's Manual

TI PROPRIETARY T E X A S I N S T R U M E N T S
INFORMATION -
Revision:
INTERNAL DATA R F I D SYSTEMS 0
S P E C I F I C A T I O N
Page 9 of 25
xx-xx-xx-xxx
Printed copies are not controlled documents - verify the correct revision before use.
Figure 4: Debug Header (RF3) Logic Analyzer Connections for Monitoring SPI
communications between MSP430F5438A and TRF79x0A on TRF79x0ATB module
Figure 5: Firmware Development\Debug Setup for
MSP-EXP430F5438 Experimenters Board
RF3 Debug
Header