Datasheet

0.1 µF
4.7 nF
1.5 kW
TVP7002
PLL_F
FILT2
FILT1
89
88
87
TVP7002
SLES206C –MAY 2007–REVISED APRIL 2013 www.ti.com
The purpose of the 2-bit VCO range control is to improve the noise performance of the TVP7002. The frequency
ranges for the VCO are shown in Table 4. The phase of the ADC sample clock generated by the horizontal PLL
can be accurately controlled in 32 uniform steps over a single clock period (360/32 = 11.25 degrees phase
resolution) using the phase select register located at subaddress 04h.
The horizontal PLL characteristics are determined by the loop filter design, the PLL charge pump current, and the
VCO range setting. The loop filter design is shown in Figure 4. Supported settings of VCO range and charge
pump current for VESA standard display modes are listed in Table 4.
Figure 4. Horizontal PLL Loop Filter
In addition to sourcing the ADC sample clock from the horizontal PLL, an external pixel clock can be used (from
pin 80).
Table 4. Recommended VCO Range and Charge Pump Current Settings
for Supporting Standard Display Formats
PLL VCO CP
FRAME PIXEL PLLDIV PLLDIV OUTPUT
LINE RATE DIVIDER RANGE CURRENT
STANDARD RESOLUTION RATE RATE [11:4] REG [3:0] REG REG 03h DIVIDER
(kHz) TOTAL REG 03h REG 03h
(Hz) (MHz) 01h [7:0] 02h [7:4] REG 04h [0]
PIX/LINE [7:6] [5:3]
640 × 480 59.94 31.469 25.175 800 32h 00h 20h 0 ULow (00b) 100b
640 × 480 72.809 37.861 31.5 832 34h 00h 20h 0 ULow (00b) 100b
VGA
640 × 480 75 37.5 31.5 840 34h 80h 20h 0 ULow (00b) 100b
640 × 480 85.008 43.269 36 832 34h 00h 60h 0 Low (01b) 100b
800 × 600 56.25 35.156 36 1024 40h 00h 58h 0 Low (01b) 011b
800 × 600 60.317 37.879 40 1056 42h 00h 58h 0 Low (01b) 011b
SVGA 800 × 600 72.188 48.077 50 1040 41h 00h 58h 0 Low (01b) 011b
800 × 600 75 46.875 49.5 1056 42h 00h 58h 0 Low (01b) 011b
800 × 600 85.061 53.674 56.25 1048 41h 80h 58h 0 Low (01b) 011b
1024 × 768 60.004 48.363 65 1344 54h 00h 58h 0 Low (01b) 011b
1024 ×768 70.069 56.476 75 1328 53h 00h A8h 0 Med (10b) 101b
XGA
1024 × 768 75.029 60.023 78.75 1312 52h 00h A8h 0 Med (10b) 101b
1024 × 768 84.997 68.677 94.5 1376 56h 00h A0h 0 Med (10b) 100b
1280 × 768 59.995 47.396 68.25 1440 5Ah 00h 50h 0 Low (01b) 010b
1280 × 768 59.87 47.776 79.5 1664 68h 00h A0h 0 Med (10b) 100b
WXGA (I)
1280 × 768 74.893 60.289 102.25 1696 6Ah 00h A0h 0 Med (10b) 100b
1280 × 768 84.837 68.633 117.5 1712 6Bh 00h A0h 0 Med (10b) 100b
1280 × 1024 60.02 63.981 108 1688 69h 80h A0h 0 Med (10b) 100b
SXGA 1280 × 1024 75.025 79.976 135 1688 69h 80h E8h 0 High (11b) 101b
1280 × 1024 85.024 91.146 157.5 1728 6Ch 00h E8h 0 High (11b) 101b
1400 × 1050 59.948 64.744 101 1560 61h 80h A0h 0 Med (10b) 100b
SXGA+ 1400 × 1050 59.978 65.317 121.75 1864 74h 80h 98h 0 Med (10b) 011b
1400 × 1050 74.867 82.278 156 1896 76h 80h E0h 0 High (11b) 100b
1440 × 900 59.901 55.469 88.75 1600 64h 00h A0h 0 Med (10b) 100b
1440 × 900 59.887 55.935 106.5 1904 77h 00h 98h 0 Med (10b) 011b
WXGA (II)
1440 × 900 74.984 70.635 136.75 1936 79h 00h E0h 0 High (11b) 100b
1440 × 900 84.842 80.43 157 1952 7Ah 00h E0h 0 High (11b) 100b
UXGA 1600 × 1200 60 75 162 2160 87h 00h E0h 0 High (11b) 100b
14 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: TVP7002