Datasheet

TVP7002

www.ti.com

SLES206C –MAY 2007–REVISED APRIL 2013

If activity is not detected on either the HSYNC input or the VSYNC input, the host processor should assume that

the PC graphics input is a standard 3-wire interface. With AHSO and AVSO set for automatic selection and no

signals present at the HSYNC and VSYNC input pins, the TVP7002 will automatically select the SOG input as

the sync source.

Table 5. Sync Activity Detection

VSYNC INPUT HSYNC INPUT PC GRAPHICS

ACTIVITY DETECT ACTIVITY DETECT INPUT TYPE

1 1 5 wire (default)

0 1 4 wire

0 0 3 wire

The activity detection status for the VSYNC and HSYNC inputs is written to the I

C status register at subaddress

14h.

NOTE

Pin 13 of a standard 15-pin VGA video connector can be either a horizontal sync

(HSYNC) or a composite sync (CSYNC). Automatic HSYNC polarity detection is

recommended (Reg 0Eh HSPO=0) for all sync types.

NOTE

For component video inputs, the active HSYNC and VSYNC should always be derived

from the selected SOG input. This can most easily be ensured by setting the AHSO,

AVSO, AHSS and AVSS bit fields in register 0Eh to logic 1.

NOTE

For proper operation when separate HSYNC and VSYNC inputs are used, the leading

edge of VSYNC must not be precisely aligned with the leading edge of HSYNC. A simple

RC delay circuit will provide adequate delay in most applications.

Product Folder Links: TVP7002