Datasheet

1 nF
0.1 µF
0.1 µF
4.7 nF
75 W
75 W
75 W
2.2 k × 2W
2.2 k × 3W
G/Y
B/Pb
R/Pr
HSYNC
VSYNC
5 V/3.3 V
GIN_1
BIN_1
RIN_1
HSYNC_A
VSYNC_A
RESETB
SOGIN_1
PLL_F
FILT2
SDA SCL I2CA COAST PWDN CLAMP TMS
1.5 kW
G[9:0]
B[9:0]
R[9:0]
DATACLK
FIDOUT
VSOUT
HSOUT
TVP7002
0.1 µF
0.1 µF
SOGOUT
VSOUT
HSOUT
SOGOUT
FILT1
1 nF
PLL Loop Filter
330 W
3.3 V
TVP7002
SLES206C –MAY 2007–REVISED APRIL 2013 www.ti.com
APPLICATION INFORMATION
NOTE: System level ESD protection is not shown in this application circuit but is highly recommended on the RGB and
H/VSYNC inputs.
Figure 8. TVP7002 Application Example
52 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: TVP7002