Datasheet

VccB
VccA
GNDDIR
B
A
1CLK
VccA
GND
A
VccB
DIR
B
1D
1CLR
2CLR
2PRE
1PRE
2CLK
2D
VCC
2Q
2Q
1Q
1Q
GND
In real application, low-jitter clock should be used on
PCLKIN pin. Typically a main crystal clock; or, through
a jitter cleaner in the system.
www.ti.com EVM Schematics
Figure 21. Schematic (8 of 8)
spacer
27
SLOU317B– August 2011– Revised December 2011 TX517 Dual Channel, 17-Level With RTZ, Integrated Ultrasound Transmitter
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated