Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - system monitor Serialiser VQFN 32

FEATURES APPLICATIONS

DESCRIPTION

UCD 9080

EN[1:7]

SDA

SCL

VCC

VSS

MON [1:8]

ROSC

RST

XIN

TEST

10kW

100kW

10kW

3.3 V

3.3 V 3.3 V

3.3 V

0.01 Fm

1 Fm

OUT1

OUTX

OUT2

SlaveI C

Address

ToI C

MasterDevice

Digital

Outputs

EN8/

ADDR1/

GPO1

ADDR2/

GPO2

ADDR3/

GPO3

ADDR4/

GPO4

Power

Supply

Power

Supply

Power

Supply

UCD9080

www.ti.com

................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008

8-CHANNEL POWER-SUPPLY SEQUENCER AND MONITOR

• Telecommunications Switches

234

• Single Supply Voltage: 3.3 V

• Servers

• Low Power Consumption

• Networking Equipment

• Sequences and Monitors up to Eight Voltage

• Test Equipment

Rails

• Any System Requiring Sequencing of Multiple

• Rail Voltages Sampled Every 50 µ s With

Voltage Rails

3.2-mV Resolution

• Four Configurable Digital Outputs for

Power-On Reset and Other Functions

The UCD9080 power-supply sequencer controls the

• Configurable Rail-Enable Output Polarity

enable sequence of up to eight independent voltage

• Flexible Rail Sequencing: Timeline (ms),

rails and provides four general-purpose digital

Parent Rail Regulation Window, Parent Rail

outputs. The device operates from a 3.3-V supply,

Achieving Defined Threshold

provides 3.2-mV resolution of voltage rails, and

requires no external memory or clock. The UCD9080

• Under- and Overvoltage Thresholds: Settable

monitors the voltage rails independently at more than

Per-Rail

a 20-kHz rate and has a high degree of rail sequence

• Regulation Expiration Time: Settable Per-Rail

and rail error-response configurability. The

• Flexible Rail Shutdown: Parent Rail Shutdown

sequencing of rails can be based on time or on time

Can Shut Down Child Rails, Independent Rail

in conjunction with other rails achieving regulation or

Configuration a voltage threshold. In addition, each rail is monitored

for undervoltage and overvoltage glitches and

• Per-Rail Alarm Conditions, With Timestamp:

thresholds. Each rail the UCD9080 monitors can be

Under- and Overvoltage Glitch, Sustained

configured to shut down a user-defined set of other

Under- and/or Overvoltage, Rail Did Not Start

rails, and alarm conditions are monitored on a per-rail

• I

C Interface for Configuration and Monitoring

basis.

• Microsoft

Windows

GUI for Configuration

Figure 1 shows the UCD9080 power-supply

and Monitoring

sequencer in a typical application.

Figure 1. Typical Application Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 TMS320 is a trademark of Texas Instruments.

3 Microsoft, Windows are registered trademarks of Microsoft Corporation.

4 All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (38 pages)

PAGE 1
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 8-CHANNEL POWER-SUPPLY SEQUENCER AND MONITOR FEATURES APPLICATIONS • Single Supply Voltage: 3.3 V • Low Power Consumption • Sequences and Monitors up to Eight Voltage Rails • Rail Voltages Sampled Every 50 µs With 3.
PAGE 2
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 3
UCD9080 www.ti.com...................................................................................................................................................
PAGE 4
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com DIGITAL OUTPUTS (Only One Output Loaded at a Time) TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE 50 0 VCC = 3 V P1.
PAGE 5
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 VCC 2 VCC = 3 V Typical Conditions tpw 3V VCC(min) - V 1.5 1 VCC(min) 0.5 0 0.001 1000 1 1 ns 1 ns tpw - Pulse Width - mS tpw - Pulse Width - mS Figure 5. VCC(min) Level With a Square Voltage Drop to Generate a POR/Brownout Signal VCC 2 tpw 3V VCC(min) - V VCC = 3 V 1.
PAGE 6
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com TIMING PARAMETERS FOR I2C INTERFACE PARAMETER (1) MIN UNIT (2) ns 10 pF 100 kHz tof Output fall time from VOH to VOL CI Capacitance for each pin. fSCL SCL clock frequency tHD;STA Hold time (repeated) START condition. After this period, the first clock pulse is generated.
PAGE 7
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 Table 1. TERMINAL FUNCTIONS TERMINAL NAME NO.
PAGE 8
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.
PAGE 9
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 FUNCTIONAL DESCRIPTION POWER-SUPPLY SEQUENCING The UCD9080 can be configured to sequence the power rails using the enable signals or the general-purpose outputs in one of three ways. The first way is to specify a delay time after a UCD9080 RESET.
PAGE 10
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com The user must consider GPO polarity usage when programming the UCD9080 I2C address using the external GPOx (ADDRx) resistor networks. Acceptable ADDRx bit voltage levels are set according to Schmitt-trigger input specifications.
PAGE 11
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 The UCD9080 can also be configured to sequence the entire system in response to a sustained error condition. When the UCD9080 monitors an alarm event on the configured rail, UCD9080 RESET occurs (all ENx and GPOx outputs go to the high-impedance state for ~4–5 ms).
PAGE 12
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com I2C Unidirectional Transfer 1 7 1 1 8 1 8 1 1 S SLAVE ADDRESS R/W A REGISTER ADDRESS A DATA A/A P 0 (write) From master to slave A = acknowledge (SDA low) A = Not acknowledge (SDA high) S = START condition From slave to master P = STOP condition 2 Figure 9.
PAGE 13
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 For monitoring the sequencer, an I2C memory map allows an I2C host to perform memory-mapped reads (and in some cases writes) to obtain status information from the UCD9080. For instance, all rails can report their voltage through the I2C memory map.
PAGE 14
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com REGISTER NAME ADDRESS ACCESS ADJUSTMENT AFTER ACCESS WDATA1 0x32 rw +1 (0x33) WDATA2 0x33 rw –1 (0x32) Register Descriptions The following are the detailed descriptions of each of the UCD9080 I2C registers. The following register bit conventions are used.
PAGE 15
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 A rail voltage is read with a 16-bit access. The auto-increment feature of the UCD9080 allows multiple rail voltages to be read with a single access.
PAGE 16
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com ERROR Error conditions are logged by the UCD9080 and are accessible to the user via reading the ERROR register.
PAGE 17
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 STATUS STATUS is an 8-bit read-only register. This register provides real-time status information about the state of the UCD9080. The following bits are defined.
PAGE 18
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com FLASHLOCK The FLASHLOCK register is used to lock and unlock the configuration memory on the UCD9080 when updating the configuration. The Configuring the UDC9080 section details this process.
PAGE 19
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 The format for the WDATA register is as follows: 15 8 7 0 Data rw rw WDATA2 (0x33) WDATA1 (0x32) To set the value of the data that will be written, write the LSB of the data to the WDATA1 register and the MSB of the data to the WDATA2 register.
PAGE 20
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com 5. Write the data (WDATA = ). Repeat steps 4 and 5 as necessary, depending on the data segment size used, to write 512 bytes. Increment the address as necessary. 6. Lock flash memory after the last byte of the last segment is written by writing the FLASHLOCK register with a value of 0x00.
PAGE 21
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 Table 2.
PAGE 22
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com CONFIGURATION PARAMETERS DETAIL The following sections detail the format and meaning of the configuration parameters from the Configuration Parameters Memory Map, Table 2.
PAGE 23
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 SequenceEventLink The SequenceEventLink field allows a parent rail (monitored input) to be specified for each ENx and GPOx output.
PAGE 24
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com SequenceEventData The SequenceEventData field in the configuration parameters specifies the rail and GPO sequencing and shutdown parameters.
PAGE 25
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 DependencyMasks The DependencyMasks field in the configuration parameters defines the rail dependency masks used for rail and GPO shutdown. This mask represents the set of other rails and GPOs that should be shut down when this rail shuts down.
PAGE 26
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com With external rail voltage divider: 1024 ´ VRAILUV RPULLDOWN Vraw = ´ VREF RPULLDOWN + RPULLUP (4) OverVoltageThresholds The OverVoltageThreholds field in the configuration parameters specifies each rail overvoltage threshold that is used when monitoring this rail.
PAGE 27
UCD9080 www.ti.com................................................................................................................................................... SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008 OutOfRegulationWidth The OutOfRegulationWidth field in the configuration parameters specifies the maximum amount of time that the rail is allowed to be out of regulation before an error is declared (glitch duration).
PAGE 28
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com EnablePolarity The EnablePolarity field in the configuration parameters specifies whether each power-supply enable or GPO is to be configured active-high or active-low.
PAGE 29
UCD9080 www.ti.com...................................................................................................................................................
PAGE 30
UCD9080 SLVS692E – SEPTEMBER 2006 – REVISED MAY 2008................................................................................................................................................... www.ti.com Changes from Revision D (December 2007) to Revision E ........................................................................................... Page • • • • • • • • • • • • • • • • • • Deleted ordering information table..............................................................................
PAGE 31
PACKAGE OPTION ADDENDUM www.ti.
PAGE 32
PACKAGE OPTION ADDENDUM www.ti.com 27-Jul-2013 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PAGE 33
PACKAGE MATERIALS INFORMATION www.ti.com 27-Jul-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant UCD9080RHBR VQFN RHB 32 3000 330.0 12.4 5.3 5.3 1.5 8.0 12.0 Q2 UCD9080RHBT VQFN RHB 32 250 180.0 12.4 5.3 5.3 1.5 8.0 12.
PAGE 34
PACKAGE MATERIALS INFORMATION www.ti.com 27-Jul-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) UCD9080RHBR VQFN RHB 32 3000 367.0 367.0 35.0 UCD9080RHBT VQFN RHB 32 250 210.0 185.0 35.
PAGE 35
PAGE 36
PAGE 37
PAGE 38
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.