User's Manual
Table Of Contents
- Introduction
- Abbreviation
- Features
- Electrical Specifications
- Host interface pin assignments
- LGA Pad Diagram
- Pin Assignments
- Power supply
- USB interface
- SGMII interface
- UIM interface
- Control interface
- Power-on Signal
- Wake-up interface
- Reset Signal
- WWAN state Signal
- Digital interface
- JTAG Interface
- SPI Master Interface
- PCM Interface
- I2S Interface
- I2C Interface
- UART Interface
- ADC Interface
- RF Specifications
- RF connections
- Interference and sensitivity
- GNSS external circuit design
- RF Specification
- 3.5.1 Band support
- 3.5.2 Bandwidth support
- 3.5.3 RF Transmit Specification
- 3.5.4 RF Receiver Specification
- 3.5.5 GNSS Receiver Specification
- Power
- Power consumption
- Software Interface
- Support tools
- USB interface
- Mechanical and Environmental Certifications
- PCBA Form Factor
- Reflow
- PCB pad design
- Labeling
- SMT Voids control
- Mother board PCB thickness
- Stencil design
- Thermal considerations
- Regulatory Compliance and Certification
- Certification testing
- Packaging
- Tape-and-Reel Package
- Single Packaging for Samples
- MSL level
- Safety Recommendation
4
/
71
HW Design Guidelines
Contents
Contact Information
.................................................................................................................
2
Revision History
........................................................................................................................
2
Contents
....................................................................................................................................
4
1. Introduction
..........................................................................................................................
7
1.1. Abbreviation
.............................................................................................................
7
1.2. Features
....................................................................................................................
8
2. Electrical Specifications
......................................................................................................
10
2.1. Host interface pin assignments
...............................................................................
10
2.1.1. LGA Pad Diagram
.........................................................................................
10
2.1.2. Pin Assignments
..........................................................................................
11
2.2. Power supply
...........................................................................................................
20
2.3. USB interface
..........................................................................................................
21
2.4. SGMII interface
.......................................................................................................
23
2.5. UIM interface
..........................................................................................................
24
2.6. Control interface
.....................................................................................................
28
2.6.1. Power-on Signal
...........................................................................................
28
2.6.2. Wake-up interface
.......................................................................................
29
2.6.3. Reset Signal
.................................................................................................
30
2.6.4. WWAN state Signal
......................................................................................
31
2.7. Digital interface
.......................................................................................................
31
2.7.1. JTAG Interface
..............................................................................................
31
2.7.2. SPI Master Interface
....................................................................................
31
2.7.3. PCM Interface
..............................................................................................
32
2.7.4. I2S Interface
................................................................................................
34