User's Manual
Table Of Contents
- 2035-UM1xx.book
- Table of Contents
- List of Figures
- List of Tables
- Section 1: Introduction
- Section 2: Hardware System Overview
- Section 3: BCM2035 Usage Models
- Section 4: Hardware Configuration
- Section 5: Software Configuration
- Introduction
- Hardware Power-Up Sequence
- Boot ROM Power-Up Sequence
- Firmware Power-Up Sequence
- BCM2035 Mini-Drivers
- Loading Mini-Drivers from USB
- Load Mini-Drivers From UART
- SCO Configuration
- Frequency Trimming
- UART Sleep Mode Operation
- Section 6: Configuration Data File System
- Section 7: Vendor-Specific HCI Command Reference
- Section 8: ASCII Hex File Download Protocol
- Section 9: ASCII HEX File Format
- Section 10: Configuration Data Download Protocol
- Section 11: Configuration Data Image Format
- Section 12: UART Start-up Sequence
- Section 13: USB Start-up Sequence
9/29/2004 OV4F2
C
O
N
F
I
D
E
N
T
I
A
L
F
O
R
W
I
S
T
R
O
N
C
O
R
P
O
R
A
T
I
O
N
User Manual BCM2035
04/23/03
Broadcom Corporation
Document 2035-UM100-R Page xi
LIST OF TABLES
Table 1: Power Savings Mode Descriptions ..................................................................................................... 11
Table 2: PIO/GPIO Assignment for the BCM2035 ........................................................................................... 12
Table 3: Common Baud Rate Examples .......................................................................................................... 17
Table 4: Mode Pin Settings .............................................................................................................................. 22
Table 5: Supported PCM Clock Rates.............................................................................................................. 28
Table 6: 4-bit PLL_SEL Field of CLK_CTL Byte............................................................................................... 35
Table 7: BCM2035 Mini-Drivers ....................................................................................................................... 39
Table 8: Power-On Clock Stable to Boot ROM (All Modes) Ready for Baud Rate Negotiation and Mini-Driver
Download Description Table ........................................................................................................................ 46
Table 10: NAK to Boot ROM Read for Baud Rate Negotiation and Mini-Driver Download Description Table . 47
Table 9: Power-On Clock Stable to Mode-0 Boot ROM Ready for Baud Rate Negotiation and Mini-Driver
Download Description Table ........................................................................................................................ 47
Table 11: Last ASCII Record to Corresponding ACK Description Table.......................................................... 48
Table 12: UART Sleep Mode Hardware Signals .............................................................................................. 56
Table 13: BCM2035 Sleep Mode States .......................................................................................................... 58
Table 14: BCM2035 Sleep Mode Events ......................................................................................................... 58
Table 15: Common Baud Rate Control Values ................................................................................................ 65
Table 16: Baud Rate Mapping Methodology .................................................................................................... 65
Table 17: EEPROM Access Speeds ................................................................................................................ 66
Table 18: EEPROM Access Speeds ................................................................................................................ 68
Table 19: Device Descriptor ............................................................................................................................. 69
Table 20: Device Descriptor ............................................................................................................................. 69
Table 21: Itemized Data Patch Type Codes..................................................................................................... 71