User's Manual

148603 Project Document
148603 Specification and Integration Guide
Copyright 2012 Motorola Solutions, Inc. 20110610-i 22 of 36
Confidential Material – Disclosure Strictly Prohibited. "Ni ckel Leucochroic Puffin"
5.4.2. SDIO Timing Requirements
5.4.2.1. SDIO Data Switching Characteristics
Table 7 - SDIO Single Block Read
Parameter
Sym
Min.
Max.
Unit
Delay time, assign relative address or data transfer mode /
Read-command CMD valid to card-response CMD valid
tCR
2
64
Clock
cycles
Delay time, CMD command valid to CMD command valid
tCC
58
Clock
cycles
Delay time, CMD response valid to CMD command valid
tRC
8
Clock
cycles
Access time, CMD command valid to SD3-SD0 read data valid
tAC
2
Clock
cycles
Table 8 - SDIO Interface Read
5.4.2.2. SDIO Data Switching Characteristics
NOTE: CRC status and busy waveforms are only for data line 0. Data lines 1-3 are N/A. The busy waveform is optional, and
may not be present.
Table 9 - SDIO Single Block Write
Parameter
Sym
Min.
Max.
Unit
Delay time, CMD card response invalid to SD3-SD0 write data
valid
td1
2
Clock
cycles
Delay time, SD3-SD0 write data invalid end to CRC status valid
td2
2
2
Clock
cycles
Table 10 -SDIO Interface Write