Computer Hardware Algorithm Standard User's Guide
Table Of Contents
- Table of Contents
- Preface
- 1 Overview
- 2 General Programming Guidelines
- 3 Algorithm Component Model
- 3.1 Interfaces and Modules
- 3.1.1 External Identifiers
- 3.1.2 Naming Conventions
- 3.1.3 Module Initialization and Finalization
- 3.1.4 Module Instance Objects
- 3.1.5 Design-Time Object Creation
- 3.1.6 Run-Time Object Creation and Deletion
- 3.1.7 Module Configuration
- 3.1.8 Example Module
- 3.1.9 Multiple Interface Support
- 3.1.10 Interface Inheritance
- 3.1.11 Summary
- 3.2 Algorithms
- 3.3 Packaging
- 3.1 Interfaces and Modules
- 4 Algorithm Performance Characterization
- 5 DSP-Specific Guidelines
- 6 Use of the DMA Resource
- 6.1 Overview
- 6.2 Algorithm and Framework
- 6.3 Requirements for the Use of the DMA Resource
- 6.4 Logical Channel
- 6.5 Data Transfer Properties
- 6.6 Data Transfer Synchronization
- 6.7 Abstract Interface
- 6.8 Resource Characterization
- 6.9 Runtime APIs
- 6.10 Strong Ordering of DMA Transfer Requests
- 6.11 Submitting DMA Transfer Requests
- 6.12 Device Independent DMA Optimization Guideline
- 6.13 C6xxx Specific DMA Rules and Guidelines
- 6.14 C55x Specific DMA Rules and Guidelines
- 6.15 Inter-Algorithm Synchronization
- A Rules and Guidelines
- B Core Run-Time APIs
- C Bibliography
- D Glossary
![](/manual/texas-instruments/tms320-dsp/computer-hardware-algorithm-standard-users-guide/images/img-87.png)
www.ti.com
Glossary of Terms
Scheduling — The process of deciding what thread should execute next on a particular CPU. It is usually
also taken as involving the context switch to that thread.
Scheduling Latency — The maximum time that a "ready" thread can be delayed by a lower priority
thread.
Scratch Memory — Memory that can be overwritten without loss; i.e., prior contents need not be saved
and restored after each use.
Scratch Register — A register that can be overwritten without loss; i.e., prior contents need not be saved
and restored after each use.
Thread — The program state managed by the operating system that defines a logically independent
sequence of program instructions. This state may be as little as the Program Counter (PC) value
but often includes a large portion of the CPU's register set.
SPRU352G – June 2005 – Revised February 2007 Glossary 87
Submit Documentation Feedback